{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:37:47Z","timestamp":1740116267709,"version":"3.37.3"},"reference-count":33,"publisher":"World Scientific Pub Co Pte Ltd","issue":"12","funder":[{"name":"Zhejiang Provincial Natural Science Foundation of China","award":["LY17F010023"],"award-info":[{"award-number":["LY17F010023"]}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"crossref","award":["2018M643577"],"award-info":[{"award-number":["2018M643577"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Fundamental Research Funds for the CentralUniversities","award":["JB190406"],"award-info":[{"award-number":["JB190406"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2019,11]]},"abstract":"<jats:p> This paper proposes a 217.6\u2013227-GHz signal generator with injection locking technique in 65-nm CMOS process. The injection locking technique is exploited to synchronize the phases of the two individual voltage control oscillators (VCOs) and improve the output power. The phase noise of the proposed signal generator is improved. The full-layout electromagnetic (EM) simulation in collaboration with the post-layout simulation is utilized to verify the proposed signal generator. The simulation results show that the frequency tuning range is 9.4[Formula: see text]GHz, and the output power is larger than [Formula: see text]14.25[Formula: see text]dBm. The phase noise at 1[Formula: see text]MHz off the carrier is better than [Formula: see text]92.12[Formula: see text]dBc\/Hz. The signal generator occupies a compact silicon area of 0.23[Formula: see text]mm<jats:sup>2<\/jats:sup> including all testing pads. <\/jats:p>","DOI":"10.1142\/s0218126620501406","type":"journal-article","created":{"date-parts":[[2019,10,15]],"date-time":"2019-10-15T03:25:10Z","timestamp":1571109910000},"page":"2050140","source":"Crossref","is-referenced-by-count":0,"title":["A 217.6\u2013227-GHz CMOS Signal Generator with Injection Locking Technique"],"prefix":"10.1142","volume":"28","author":[{"given":"Weiwei","family":"Cheng","sequence":"first","affiliation":[{"name":"School of Information Science and Technology, Zhejiang Sci-Tech University, Hangzhou, Zhejiang 310018, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6558-0718","authenticated-orcid":false,"given":"Xing","family":"Quan","sequence":"additional","affiliation":[{"name":"School of Mechano-Electronic Engineering, Xidian University, Xi\u2019an, Shaanxi 710071, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Luo","sequence":"additional","affiliation":[{"name":"Nanjing Electronic Devices Institute, Nanjing, Jiangsu 210016, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guodong","family":"Su","sequence":"additional","affiliation":[{"name":"Key Laboratory of RF Circuits and Systems, Ministry of Education, Hangzhou Dianzi University, Hangzhou, Zhejiang 310018, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2019,11,14]]},"reference":[{"key":"S0218126620501406BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/TTHZ.2017.2787958"},{"key":"S0218126620501406BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/TTHZ.2015.2513061"},{"key":"S0218126620501406BIB003","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2360677"},{"key":"S0218126620501406BIB004","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7516976"},{"key":"S0218126620501406BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/TTHZ.2012.2225619"},{"key":"S0218126620501406BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2016.7540357"},{"key":"S0218126620501406BIB007","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2013.6697342"},{"key":"S0218126620501406BIB008","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2012.6522675"},{"volume-title":"Proc. IEEE Int. Solid-State Circuits Conf.","year":"2012","author":"Tang A.","key":"S0218126620501406BIB009"},{"key":"S0218126620501406BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2012.2192720"},{"key":"S0218126620501406BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2839037"},{"key":"S0218126620501406BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297415"},{"key":"S0218126620501406BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/TTHZ.2015.2459673"},{"key":"S0218126620501406BIB014","doi-asserted-by":"publisher","DOI":"10.1109\/TTHZ.2012.2236836"},{"key":"S0218126620501406BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2016.2537044"},{"key":"S0218126620501406BIB016","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8030350"},{"key":"S0218126620501406BIB017","doi-asserted-by":"publisher","DOI":"10.1142\/S021812661850158X"},{"key":"S0218126620501406BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2016.2562099"},{"key":"S0218126620501406BIB019","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126619500051"},{"key":"S0218126620501406BIB020","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2416312"},{"key":"S0218126620501406BIB021","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2689031"},{"key":"S0218126620501406BIB023","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2017.7969025"},{"key":"S0218126620501406BIB024","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272864"},{"key":"S0218126620501406BIB025","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2544308"},{"key":"S0218126620501406BIB026","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2018.8429008"},{"key":"S0218126620501406BIB027","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217853"},{"key":"S0218126620501406BIB028","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2011.5940677"},{"key":"S0218126620501406BIB029","first-page":"784","volume":"8","author":"Yoo J.","year":"2018","journal-title":"IEEE J. Solid-State Circuits"},{"key":"S0218126620501406BIB030","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"S0218126620501406BIB031","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9293"},{"key":"S0218126620501406BIB032","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1965.4345"},{"key":"S0218126620501406BIB033","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1973.9292"},{"key":"S0218126620501406BIB034","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.814416"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126620501406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,14]],"date-time":"2019-11-14T04:12:37Z","timestamp":1573704757000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126620501406"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":33,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2019,11]]}},"alternative-id":["10.1142\/S0218126620501406"],"URL":"https:\/\/doi.org\/10.1142\/s0218126620501406","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2019,11]]}}}