{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T03:47:13Z","timestamp":1767844033345,"version":"3.49.0"},"reference-count":31,"publisher":"World Scientific Pub Co Pte Ltd","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2020,10]]},"abstract":"<jats:p>Digital Cryptosystems play an inevitable part in modern-day communication. Due to the complexity involved in the execution of crypto algorithms, it is realized as modular arithmetic modules. Generally, multipliers are the most time-consuming data path elements which influence the performance of modular arithmetic implementations. In this paper, the design of a hierarchy-based parallel signed multiplier without sign extension is presented. A mathematical model of the algorithm, two VLSI architectures, namely, Carry Save Adder (CSA)-based design and Parallel Prefix-based architecture are proposed. Mathematical equations of the multiplier are verified using MATLAB tool and the architectures are coded in Verilog HDL. The functionality of the same is tested using a Zynq Field Programmable Gate Array (FPGA) (XC7Z020CLG484-1), and the synthesized results are presented. Parameters, such as area, power, delay, Power Delay Product (PDP) and Area Delay Product (ADP), are compared by synthesizing the designs in Cadence RTL compiler with 180[Formula: see text]nm, 90[Formula: see text]nm and 45[Formula: see text]nm TSMC CMOS technologies. The results show that CSA-based multiplier architecture has achieved an improved PDP performance of 20% with an optimum area compared to recent work. It also shows that the parallel prefix architecture has made a 27% improvement in speed with a better PDP. By using the proposed signed multiplier, modulo [Formula: see text] and [Formula: see text] signed arithmetic modules are implemented.<\/jats:p>","DOI":"10.1142\/s021812662050214x","type":"journal-article","created":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T07:38:12Z","timestamp":1580801892000},"page":"2050214","source":"Crossref","is-referenced-by-count":11,"title":["Implementation of High Performance Hierarchy-Based Parallel Signed Multiplier for Cryptosystems"],"prefix":"10.1142","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4608-1358","authenticated-orcid":false,"given":"S.","family":"Elango","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, Bannari Amman Institute of Technology, Sathyamangalam, Erode 638 401, Tamil Nadu, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Sampath","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Bannari Amman Institute of Technology, Sathyamangalam, Erode 638 401, Tamil Nadu, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2020,3,3]]},"reference":[{"key":"S021812662050214XBIB001","first-page":"87","volume-title":"Proc. Int. Conf. Microelectronics","author":"Shah F. A.","year":"2006"},{"key":"S021812662050214XBIB002","doi-asserted-by":"crossref","first-page":"1233","DOI":"10.1109\/TVLSI.2008.2002107","volume":"17","author":"Sjalander M.","year":"2009","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S021812662050214XBIB003","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126613500436"},{"key":"S021812662050214XBIB004","doi-asserted-by":"crossref","first-page":"3165","DOI":"10.1007\/s00034-014-9799-0","volume":"33","author":"Pettenghi H.","year":"2014","journal-title":"Syst. Signal Process."},{"key":"S021812662050214XBIB005","doi-asserted-by":"crossref","first-page":"2973","DOI":"10.1109\/TC.2016.2516016","volume":"65","author":"Sakellariou P.","year":"2016","journal-title":"IEEE Trans. Comput."},{"key":"S021812662050214XBIB006","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1142\/S0218126618500779","volume":"27","author":"Vijeyakumar K. N.","year":"2018","journal-title":"J. Circuits, Syst. Comput."},{"key":"S021812662050214XBIB007","doi-asserted-by":"crossref","first-page":"692","DOI":"10.1109\/12.863039","volume":"49","author":"Yeh W.-C.","year":"2000","journal-title":"IEEE Trans. Comput."},{"key":"S021812662050214XBIB008","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/TCSII.2009.2019334","volume":"56","author":"Kuang S. R.","year":"2009","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"S021812662050214XBIB009","doi-asserted-by":"crossref","first-page":"3901","DOI":"10.1007\/s00542-018-3872-8","volume":"24","author":"Gupta T.","year":"2018","journal-title":"Microsyst. Technol."},{"key":"S021812662050214XBIB010","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/TVLSI.2005.857179","volume":"13","author":"Cheung R. C. C.","year":"2005","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S021812662050214XBIB011","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1007\/978-3-319-00951-3_30","volume":"225","author":"Akman Y.","year":"2013","journal-title":"Adv. Intell. Syst. Comput."},{"key":"S021812662050214XBIB012","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126614500327"},{"key":"S021812662050214XBIB013","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1016\/j.ipl.2017.09.003","volume":"129","author":"Seo J.","year":"2018","journal-title":"Inf. Process. Lett."},{"key":"S021812662050214XBIB014","doi-asserted-by":"crossref","first-page":"178811","DOI":"10.1109\/ACCESS.2019.2958491","volume":"7","author":"Islam M. M.","year":"2019","journal-title":"IEEE Access"},{"key":"S021812662050214XBIB015","doi-asserted-by":"crossref","first-page":"25972","DOI":"10.1109\/ACCESS.2017.2766841","volume":"5","author":"Molahosseini A. S.","year":"2017","journal-title":"IEEE Access"},{"key":"S021812662050214XBIB018","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1093\/qjmam\/4.2.236","volume":"4","author":"Booth A. D.","year":"1951","journal-title":"Q. J. Mech. Appl. Math."},{"key":"S021812662050214XBIB019","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"Wallace C. S.","year":"1964","journal-title":"IEEE Trans. Comput."},{"key":"S021812662050214XBIB020","first-page":"349","volume":"34","author":"Dadda L.","year":"1965","journal-title":"Alta Frequenza"},{"key":"S021812662050214XBIB021","doi-asserted-by":"crossref","first-page":"1110","DOI":"10.1109\/12.2261","volume":"37","author":"Doran R. W.","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"S021812662050214XBIB022","first-page":"5","volume-title":"IEEE Int. Symp. Circuits and Systems","author":"Eriksson H."},{"key":"S021812662050214XBIB023","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1109\/TVLSI.2010.2101621","volume":"20","author":"Ramkumar B.","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S021812662050214XBIB024","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"22","author":"Baugh R.","year":"1973","journal-title":"IEEE Trans. Comput."},{"key":"S021812662050214XBIB025","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1109\/TC.1979.1675350","volume":"28","author":"Hwang K.","year":"1979","journal-title":"IEEE Trans. Comput."},{"key":"S021812662050214XBIB026","doi-asserted-by":"crossref","DOI":"10.1142\/p523","volume-title":"Residue Number Systems Theory and Implementation","author":"Omondi A.","year":"2007"},{"key":"S021812662050214XBIB027","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/JRPROC.1961.287779","volume":"49","author":"MacSorley O. L.","year":"1961","journal-title":"Proc. IRE"},{"key":"S021812662050214XBIB028","doi-asserted-by":"crossref","first-page":"1014","DOI":"10.1109\/T-C.1975.224114","volume":"24","author":"Rubinfield L. P.","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"S021812662050214XBIB029","doi-asserted-by":"crossref","first-page":"7795","DOI":"10.1007\/s13369-014-1329-7","volume":"39","author":"Vijeyakumar K. N.","year":"2014","journal-title":"Arabian J. Sci. Eng"},{"key":"S021812662050214XBIB032","volume-title":"Faster and Energy-Efficient Signed Multipliers, User Modeling and User-Adapted Interaction","author":"Ramkumar B.","year":"2013"},{"key":"S021812662050214XBIB033","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1007\/s11265-010-0558-6","volume":"66","author":"Wang C.-C.","year":"2012","journal-title":"J. Signal Process. Syst."},{"key":"S021812662050214XBIB034","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1049\/ip-g-1.1984.0011","volume":"131","author":"Yung H. C.","year":"1984","journal-title":"IEE Proc. G Electronic Circuits Syst."},{"key":"S021812662050214XBIB035","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1016\/j.jestch.2016.06.007","volume":"20","author":"Shoba M.","year":"2017","journal-title":"Eng. Sci. Technol. An Int. J."}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S021812662050214X","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,26]],"date-time":"2023-09-26T06:09:55Z","timestamp":1695708595000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S021812662050214X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,3]]},"references-count":31,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["10.1142\/S021812662050214X"],"URL":"https:\/\/doi.org\/10.1142\/s021812662050214x","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3,3]]}}}