{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T04:36:53Z","timestamp":1772080613285,"version":"3.50.1"},"reference-count":27,"publisher":"World Scientific Pub Co Pte Ltd","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2020,11]]},"abstract":"<jats:p>As many digital signal processing (DSP) applications such as digital filtering are inherently error-tolerant, approximate computing has attracted significant attention. A multiplier is the fundamental component for DSP applications and takes up the most part of the resource utilization, namely power and area. A multiplier consists of partial product arrays (PPAs) and compressors are often used to reduce partial products (PPs) to generate the final product. Approximate computing has been studied as an innovative paradigm for reducing resource utilization for the DSP systems. In this paper, a 4:2 approximate compressor-based multiplier is studied. Approximate 4:2 compressors are designed with a practical design criterion, and an approximate multiplier that uses both truncation and the proposed compressors for PP reduction is subsequently designed. Different levels of truncation and approximate compression combination are studied for accuracy and electrical performance. A practical selection algorithm is then leveraged to identify the optimal combinations for multiplier designs with better performance in terms of both accuracy and electrical performance measurements. Two real case studies are performed, i.e., image processing and a finite impulse response (FIR) filter. The design proposed in this paper has achieved up to 16.96% and 20.81% savings on power and area with an average signal-to-noise ratio (SNR) larger than 25[Formula: see text]dB for image processing; similarly, with a decrease of 0.3[Formula: see text]dB in the output SNR, 12.22% and 30.05% savings on power and area have been achieved for an FIR filter compared to conventional multiplier designs.<\/jats:p>","DOI":"10.1142\/s0218126620502333","type":"journal-article","created":{"date-parts":[[2020,2,27]],"date-time":"2020-02-27T16:10:26Z","timestamp":1582819826000},"page":"2050233","source":"Crossref","is-referenced-by-count":12,"title":["Approximate Compressor-Based Multiplier Design Methodology for Error-Resilient Digital Signal Processing"],"prefix":"10.1142","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0749-566X","authenticated-orcid":false,"given":"Zhixi","family":"Yang","sequence":"first","affiliation":[{"name":"National Innovation Institute of Defense Technology, Academy of Military Science, Beijing 100045, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3196-4086","authenticated-orcid":false,"given":"Xianbin","family":"Li","sequence":"additional","affiliation":[{"name":"National Innovation Institute of Defense Technology, Academy of Military Science, Beijing 100045, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"The 63rd Research Institute, National University of Defense Technology, Nanjing, Jiangsu 210000, P.\u00a0R.\u00a0China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2020,5,7]]},"reference":[{"key":"S0218126620502333BIB001","first-page":"1","volume-title":"Proc. 18th IEEE European Test Symp.","author":"Han J.","year":"2013"},{"key":"S0218126620502333BIB002","first-page":"33","volume-title":"Proc. 15th IEEE Symp. Computer Arithmetic","author":"Bickerstaff K. C.","year":"2001"},{"key":"S0218126620502333BIB003","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"13","author":"Wallace C. S.","year":"1964","journal-title":"IEEE Trans. Electron. Comput."},{"key":"S0218126620502333BIB004","first-page":"1194","volume":"3","author":"Gahlan N. K.","year":"2012","journal-title":"Int. J. Comput. Technol. Appl."},{"key":"S0218126620502333BIB005","first-page":"349","volume":"34","author":"Dadda L.","year":"1965","journal-title":"Comput. Arith."},{"key":"S0218126620502333BIB006","first-page":"1877","volume-title":"Proc. 9th Int. Conf. Solid-State and Integrated-Circuit Technology","author":"Ma W.","year":"2008"},{"key":"S0218126620502333BIB007","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1109\/ASAP.2000.862394","volume-title":"Proc. IEEE Int. Conf. Application-Specific Systems, Architectures, and Processors","author":"Kwon O.","year":"2000"},{"key":"S0218126620502333BIB009","first-page":"129","volume-title":"Proc. Conf. Record Thirty-Fifth Asilomar Conf. Signals, Systems and Computers","volume":"1","author":"Prasad K.","year":"2001"},{"key":"S0218126620502333BIB010","volume-title":"CMOS VLSI Design: A Circuit and Systems Perspective","author":"Weste N. H. E.","year":"2011","edition":"4"},{"key":"S0218126620502333BIB011","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"22","author":"Baugh C. R.","year":"1973","journal-title":"IEEE Trans. Comput."},{"key":"S0218126620502333BIB012","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1109\/TCSI.2009.2027626","volume":"57","author":"Mahdiani H. R.","year":"2010","journal-title":"IEEE Trans. Circuits Syst. I, Regul. Pap."},{"key":"S0218126620502333BIB013","doi-asserted-by":"crossref","first-page":"1180","DOI":"10.1109\/TVLSI.2014.2333366","volume":"23","author":"Narayanamoorthy S.","year":"2015","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218126620502333BIB014","doi-asserted-by":"crossref","first-page":"3105","DOI":"10.1109\/TVLSI.2016.2535398","volume":"24","author":"Zervakis G.","year":"2016","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218126620502333BIB015","doi-asserted-by":"crossref","first-page":"1435","DOI":"10.1109\/TC.2017.2672976","volume":"66","author":"Liu W.","year":"2017","journal-title":"IEEE Trans. Comput."},{"key":"S0218126620502333BIB016","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/TVLSI.2017.2767858","volume":"26","author":"Leon V.","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218126620502333BIB017","doi-asserted-by":"crossref","first-page":"984","DOI":"10.1109\/TC.2014.2308214","volume":"64","author":"Momeni A.","year":"2015","journal-title":"IEEE Trans. Comput."},{"key":"S0218126620502333BIB018","first-page":"33","volume-title":"Proc. 2013 IEEE 31st Int. Conf. Computer Design (ICCD)","author":"Lin C. H.","year":"2013"},{"key":"S0218126620502333BIB019","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/LES.2017.2746084","volume":"10","author":"Ha M.","year":"2018","journal-title":"IEEE Embed. Syst. Lett."},{"key":"S0218126620502333BIB021","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/ACCESS.2016.2636128","volume":"5","author":"Marimuthu R.","year":"2017","journal-title":"IEEE Access"},{"key":"S0218126620502333BIB022","doi-asserted-by":"crossref","first-page":"600","DOI":"10.1109\/TIP.2003.819861","volume":"13","author":"Wang Z.","year":"2004","journal-title":"IEEE Trans. Image Process."},{"key":"S0218126620502333BIB023","doi-asserted-by":"crossref","first-page":"409","DOI":"10.1109\/ISLPED.2011.5993675","volume-title":"Proc. 17th IEEE\/ACM Int. Symp. Low-Power Electronics and Design","author":"Gupta V.","year":"2011"},{"key":"S0218126620502333BIB024","doi-asserted-by":"crossref","first-page":"1352","DOI":"10.1109\/TVLSI.2016.2643003","volume":"25","author":"Akbari O.","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218126620502333BIB025","volume-title":"Proc. 2016 IEEE Int. Conf. Signal and Image Processing (ICSIP)","author":"Yang Z.","year":"2016"},{"key":"S0218126620502333BIB026","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1016\/j.sysarc.2019.01.003","volume":"97","author":"Cao K.","year":"2019","journal-title":"J. Syst. Archit."},{"key":"S0218126620502333BIB027","doi-asserted-by":"crossref","first-page":"1189","DOI":"10.1109\/TCAD.2018.2846650","volume":"38","author":"Cao K.","year":"2019","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"S0218126620502333BIB028","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1145\/1629395.1629434","volume-title":"Proc. 2009 Int. Conf. Compilers, Architecture, and Synthesis for Embedded Systems","author":"Lau M. S.","year":"2009"},{"key":"S0218126620502333BIB029","first-page":"263","volume-title":"Proc. 15th Int. Symp. Quality Electronic Design (ISQED)","author":"Bhardwaj K.","year":"2014"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126620502333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T05:47:29Z","timestamp":1614577649000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126620502333"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,7]]},"references-count":27,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2020,11]]}},"alternative-id":["10.1142\/S0218126620502333"],"URL":"https:\/\/doi.org\/10.1142\/s0218126620502333","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,7]]}}}