{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T08:11:34Z","timestamp":1770279094333,"version":"3.49.0"},"reference-count":26,"publisher":"World Scientific Pub Co Pte Ltd","issue":"16","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2020,12,30]]},"abstract":"<jats:p> In this paper, an evolutionary computation-based optimal design of low power, high gain inductive source degenerated CMOS cascode low noise amplifier (LNA) circuit is presented for 2.4[Formula: see text]GHz frequency. The main challenge for the design of radio frequency (RF) LNAs at nanometer range is the thermal noise generated in the short-channel MOSFETs. The short-channel effects (SCEs), such as velocity saturation and channel-length modulation, are considered for the design of CMOS LNA. The evolutionary algorithm taken for this work is Moth-Flame Optimization (MFO) algorithm. MFO is utilized for the optimization of noise figure (NF) while satisfying all the other design performance parameters like gain, matching parameters at input\/output, power dissipation, linearity, stability. Optimal values of the sizes of the transistors and other design parameters in designing the LNA circuit are also obtained from the MFO algorithm. The CMOS LNA circuit is designed by using MFO-based optimal design parameters in CADENCE software with a standard 0.18[Formula: see text][Formula: see text]m CMOS process. The designed LNA shows a gain of 15.28[Formula: see text]dB, NF of 0.376[Formula: see text]dB, the power dissipation of 936[Formula: see text][Formula: see text]W and IIP3 of [Formula: see text][Formula: see text]dBm at 2.4[Formula: see text]GHz. The designed LNA achieves better trade-off which results in an FOM of 42.3[Formula: see text]mW[Formula: see text] and may be useful in the receiver module of IEEE 802.15.4 for WLAN applications. <\/jats:p>","DOI":"10.1142\/s0218126620502618","type":"journal-article","created":{"date-parts":[[2020,6,30]],"date-time":"2020-06-30T03:42:41Z","timestamp":1593488561000},"page":"2050261","source":"Crossref","is-referenced-by-count":9,"title":["Optimal Design of Ultra-Low-Power 2.4 GHz LNA for IEEE 802.15.4\/Bluetooth Applications"],"prefix":"10.1142","volume":"29","author":[{"given":"Sumalya","family":"Ghosh","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, NIT Durgapur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1146-1692","authenticated-orcid":false,"given":"Bishnu Prasad","family":"De","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering, KIIT University, Bhubaneswar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K. B.","family":"Maji","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, NIT Durgapur, India"},{"name":"School of Electronics Engineering, KIIT University, Bhubaneswar, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Kar","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, NIT Durgapur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Mandal","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, NIT Durgapur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. K.","family":"Mal","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, NIT Durgapur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2020,6,30]]},"reference":[{"key":"S0218126620502618BIB001","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/22.981280","volume":"50","author":"Lee T. H.","year":"2002","journal-title":"IEEE Trans. Microw. Theory Techn."},{"key":"S0218126620502618BIB002","series-title":"Lecture Notes in Electrical Engineering","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/978-981-10-8240-5_1","volume-title":"Advanced Computational and Communication Paradigms","volume":"475","author":"Jana D.","year":"2018"},{"key":"S0218126620502618BIB003","first-page":"577","volume-title":"2009 Fourth Int. Conf. Innovative Computing, Information and Control (ICICIC)","author":"Chang C.","year":"2009"},{"key":"S0218126620502618BIB004","doi-asserted-by":"crossref","first-page":"1445","DOI":"10.1109\/TMTT.2007.900208","volume":"55","author":"Hsieh H. H.","year":"2007","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"S0218126620502618BIB005","first-page":"436","volume":"258","author":"Shams M.","year":"2015","journal-title":"Appl. Math. Comput."},{"key":"S0218126620502618BIB006","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1007\/s10470-017-1090-4","volume":"94","author":"Dash S.","year":"2018","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"S0218126620502618BIB007","doi-asserted-by":"crossref","first-page":"3765","DOI":"10.1007\/s00521-016-2267-y","volume":"28","author":"Kumar R.","year":"2017","journal-title":"Neural Comput. Appl."},{"key":"S0218126620502618BIB008","first-page":"1","author":"Kumar R.","year":"2018","journal-title":"Microsyst. Technol."},{"key":"S0218126620502618BIB009","doi-asserted-by":"crossref","first-page":"254","DOI":"10.1049\/iet-cdt.2015.0172","volume":"10","author":"MM V.","year":"2016","journal-title":"IET Comput. Digit. Techn."},{"key":"S0218126620502618BIB010","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1049\/iet-cds.2017.0094","volume":"12","author":"Lee M.","year":"2018","journal-title":"IET Circuits Devices Syst."},{"key":"S0218126620502618BIB011","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1109\/TVLSI.2011.2106229","volume":"20","author":"Khurram M.","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218126620502618BIB012","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1109\/82.964996","volume":"48","author":"Andreani P.","year":"2001","journal-title":"IEEE Trans. Circuits Syst. II: Analog Digit. Sign. Process."},{"key":"S0218126620502618BIB013","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1109\/LMWC.2009.2013745","volume":"19","author":"Chang C. P.","year":"2009","journal-title":"IEEE Microw. Wirel. Compon. Lett."},{"key":"S0218126620502618BIB014","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1049\/el:20057230","volume":"41","author":"Wang Y. S.","year":"2005","journal-title":"IEEE Electron. Lett."},{"key":"S0218126620502618BIB015","first-page":"527","volume":"18","author":"Liu B.","year":"2009","journal-title":"Radioengineering"},{"key":"S0218126620502618BIB016","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1080\/03772063.2008.10876188","volume":"54","author":"Balemarthy D.","year":"2008","journal-title":"IETE J. Res."},{"key":"S0218126620502618BIB017","doi-asserted-by":"crossref","first-page":"685","DOI":"10.1109\/LMWC.2005.856845","volume":"15","author":"Lu L. H.","year":"2005","journal-title":"IEEE Microw. Wirel. Compon. Lett."},{"key":"S0218126620502618BIB019","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2015\/312639","volume":"312639","author":"Hoe D. H. K.","year":"2015","journal-title":"VLSI Design"},{"key":"S0218126620502618BIB020","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1109\/VLSID.2017.9","volume-title":"2017 30th Int. Conf. VLSI Design and 2017 16th Int. Conf. Embedded Systems (VLSID)","author":"Joshi D.","year":"2017"},{"key":"S0218126620502618BIB021","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/TEVC.2006.882434","volume":"11","author":"Somani A.","year":"2007","journal-title":"IEEE Trans. Evol. Comput."},{"key":"S0218126620502618BIB022","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/MWSCAS.2012.6291944","volume-title":"2012 IEEE 55th Int. Midwest Symp. Circuits and Systems (MWSCAS)","author":"Jin X.","year":"2012"},{"key":"S0218126620502618BIB023","doi-asserted-by":"crossref","first-page":"737","DOI":"10.1007\/s10825-019-01322-6","volume":"18","author":"Ghosh S.","year":"2019","journal-title":"J. Comput. Electron."},{"key":"S0218126620502618BIB024","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1016\/j.knosys.2015.07.006","volume":"89","author":"Mirjalili S.","year":"2015","journal-title":"Knowl.-Based Syst."},{"key":"S0218126620502618BIB025","unstructured":"B. Razavi,  RF Microelectronics,  2nd edn.  (Pearson Education Inc,  Cambridge, India,  2014), p.  291. ISBN 978-93-325-1863-6."},{"key":"S0218126620502618BIB027","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1016\/j.protcy.2016.08.130","volume":"25","author":"Prameela B.","year":"2016","journal-title":"Procedia Technol."},{"key":"S0218126620502618BIB028","first-page":"514","volume-title":"IEEE Int. Conf. Electro\/Inf. Technol.","author":"Kao C. Y.","year":"2008"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126620502618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,4]],"date-time":"2021-01-04T08:28:52Z","timestamp":1609748932000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126620502618"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,30]]},"references-count":26,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2020,12,30]]}},"alternative-id":["10.1142\/S0218126620502618"],"URL":"https:\/\/doi.org\/10.1142\/s0218126620502618","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6,30]]}}}