{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:09:07Z","timestamp":1767704947544,"version":"3.41.2"},"reference-count":37,"publisher":"World Scientific Pub Co Pte Ltd","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2021,9,30]]},"abstract":"<jats:p> Reversible computations have attracted a lot of attention in recent years due to the ability to reduce energy dissipation that is needed in nanocircuits. The main purpose of designing reversible circuits is to reduce the energy consumption that occurs due to the loss of input bits in irreversible circuits. In this paper, we initially proposed a new [Formula: see text] reversible block and then its quantum realization is given using the Miller et\u00a0al. method. In the following, an effective reversible design of D flip-flop is introduced using the proposed reversible block. Finally, four types of reversible shift register including serial-in to parallel-out (SIPO), parallel-in to parallel-out (PIPO), parallel-in to serial-out (PISO) and shift counter are proposed using the proposed reversible flip-flop. The evaluation results show that the proposed circuits are superior compared to the existing designs in terms of quantum cost (QC). <\/jats:p>","DOI":"10.1142\/s0218126621502157","type":"journal-article","created":{"date-parts":[[2021,2,16]],"date-time":"2021-02-16T07:00:31Z","timestamp":1613458831000},"source":"Crossref","is-referenced-by-count":8,"title":["Efficient Designs of Reversible Shift Register Circuits with Low Quantum Cost"],"prefix":"10.1142","volume":"30","author":[{"given":"Mojtaba","family":"Noorallahzadeh","sequence":"first","affiliation":[{"name":"Materials and Energy Research Center, Dezful Branch, Islamic Azad University, Dezful, Iran"}]},{"given":"Mohammad","family":"Mosleh","sequence":"additional","affiliation":[{"name":"Materials and Energy Research Center, Dezful Branch, Islamic Azad University, Dezful, Iran"}]}],"member":"219","published-online":{"date-parts":[[2021,3,31]]},"reference":[{"key":"S0218126621502157BIB001","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"S0218126621502157BIB002","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"S0218126621502157BIB003","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.06.001"},{"key":"S0218126621502157BIB005","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.01.003"},{"key":"S0218126621502157BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2290293"},{"key":"S0218126621502157BIB007","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-009-0106-0"},{"key":"S0218126621502157BIB008","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.01.010"},{"key":"S0218126621502157BIB009","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-10003-2_104"},{"key":"S0218126621502157BIB010","doi-asserted-by":"publisher","DOI":"10.1145\/1877745.1877748"},{"key":"S0218126621502157BIB011","first-page":"114","volume":"3","author":"Haghparast M.","year":"2008","journal-title":"World Appl. Sci. J."},{"key":"S0218126621502157BIB012","first-page":"5671","volume":"6","author":"Dastan F.","year":"2011","journal-title":"Int. J. Phys. Sci."},{"key":"S0218126621502157BIB013","first-page":"643","volume":"9","author":"Safari P.","year":"2012","journal-title":"Life Sci. J."},{"key":"S0218126621502157BIB014","first-page":"1","volume":"76","author":"Noorallahzadeh M.","year":"2019","journal-title":"J. Supercomput."},{"key":"S0218126621502157BIB015","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2018.5240"},{"key":"S0218126621502157BIB016","first-page":"376","volume":"12","author":"Ananthalakshmi A.","year":"2013","journal-title":"WSEAS Trans. Circuits Syst."},{"key":"S0218126621502157BIB017","first-page":"1","volume-title":"Sixth Int. Conf. Future Computational Technologies and Applications FUTURE COMPUTING 2014","author":"Pareek V.","year":"2014"},{"key":"S0218126621502157BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/ICECTECH.2011.5941692"},{"key":"S0218126621502157BIB019","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPS.2009.166"},{"key":"S0218126621502157BIB020","doi-asserted-by":"publisher","DOI":"10.5120\/15996-4891"},{"key":"S0218126621502157BIB021","doi-asserted-by":"publisher","DOI":"10.2174\/1876402911666190617112734"},{"key":"S0218126621502157BIB022","doi-asserted-by":"publisher","DOI":"10.1142\/S0219749920500203"},{"volume-title":"IEEE Comput. Soc. Symp. VLSI","author":"Thapliyal H.","key":"S0218126621502157BIB023"},{"key":"S0218126621502157BIB024","doi-asserted-by":"publisher","DOI":"10.1007\/BF01886518"},{"key":"S0218126621502157BIB025","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"S0218126621502157BIB026","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.30"},{"key":"S0218126621502157BIB027","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.53.2855"},{"volume-title":"IEEE Comput. Soc. Annual Symp. VLSI.","author":"Morrison M.","key":"S0218126621502157BIB028"},{"key":"S0218126621502157BIB030","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847911"},{"key":"S0218126621502157BIB031","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232806"},{"key":"S0218126621502157BIB032","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E101.A.2231"},{"first-page":"59","volume-title":"2015 Int. Conf. Computational Science and Computational Intelligence (CSCI)","author":"Ali M. B.","key":"S0218126621502157BIB033"},{"key":"S0218126621502157BIB034","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/850267"},{"key":"S0218126621502157BIB035","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.32.3266"},{"volume-title":"IEEE Comput. Soc. Annual Symp. VLSI","author":"Morrison M. A.","key":"S0218126621502157BIB036"},{"key":"S0218126621502157BIB037","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775915"},{"first-page":"86","volume-title":"2011 41st IEEE Int. Symp. Multiple-Valued Logic","author":"Rahman M. M.","key":"S0218126621502157BIB038"},{"volume-title":"Digital Design","year":"2007","author":"Morris M. M.","key":"S0218126621502157BIB039"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126621502157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T12:18:47Z","timestamp":1635250727000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126621502157"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,31]]},"references-count":37,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2021,9,30]]}},"alternative-id":["10.1142\/S0218126621502157"],"URL":"https:\/\/doi.org\/10.1142\/s0218126621502157","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2021,3,31]]},"article-number":"2150215"}}