{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:08:43Z","timestamp":1753884523719,"version":"3.41.2"},"reference-count":36,"publisher":"World Scientific Pub Co Pte Ltd","issue":"04","funder":[{"DOI":"10.13039\/100014718","name":"Innovative Research Group Project of the National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["cstc2020jcyj-msxmX0790"],"award-info":[{"award-number":["cstc2020jcyj-msxmX0790"]}],"id":[{"id":"10.13039\/100014718","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2022,3,15]]},"abstract":"<jats:p> The nonvolatile main memory (NVMM) has the advantages of near-DRAM speed, byte-addressability, and persistence, and presents limitations in write durability. The memory allocator, a fundamental data structure of memory management, can effectively mitigate the wear speed, thereby prolonging the NVMM lifetime. Nevertheless, balancing the performance and writing reliability in single and multi-thread scenarios is still an open problem for NVMM allocators. In this paper, we propose a thread-level wear-aware allocator (Tnvmalloc) that divides the NVMM space into multiple management granularities and then dynamically selects the optimal blocks using a wear-leveling strategy based on allocation requests and wear records. Experiments show that the proposed Tnvmalloc provides more than 10 times improvement in wear-leveling than typical allocators Glibc malloc, NVMalloc, and nvm_malloc, which becomes obvious especially in multi-threaded scenarios. Moreover, when allocating large memory blocks, Tnvmalloc achieves three times faster than that of NVMalloc. <\/jats:p>","DOI":"10.1142\/s0218126622500669","type":"journal-article","created":{"date-parts":[[2021,10,5]],"date-time":"2021-10-05T03:48:11Z","timestamp":1633405691000},"source":"Crossref","is-referenced-by-count":1,"title":["Tnvmalloc: A Thread-Level-Based Wear-Aware Allocator for Nonvolatile Main Memory"],"prefix":"10.1142","volume":"31","author":[{"given":"Chunhua","family":"Xiao","sequence":"first","affiliation":[{"name":"School of Computer Science, ChongQing University, Chongqing 400044, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lin","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Computer Science, ChongQing University, Chongqing 400044, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1874-3641","authenticated-orcid":false,"given":"Mingliang","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Computer Science, ChongQing University, Chongqing 400044, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2021,10,2]]},"reference":[{"doi-asserted-by":"publisher","key":"S0218126622500669BIB001","DOI":"10.1109\/JPROC.2010.2070050"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB002","DOI":"10.1109\/JETCAS.2016.2547718"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB003","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"S0218126622500669BIB004","first-page":"52","volume":"1","author":"Kawahara T.","year":"2010","journal-title":"IEEE Des. Test Comput."},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB005","DOI":"10.1145\/1687399.1687491"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB007","DOI":"10.1145\/2723372.2749441"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB008","DOI":"10.1109\/MICRO.2010.33"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB009","DOI":"10.1007\/s13222-018-0301-1"},{"key":"S0218126622500669BIB010","first-page":"61","volume-title":"Conf. File and Storage Technologies","author":"Venkataraman S.","year":"2011"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB011","DOI":"10.1145\/1555754.1555760"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB012","DOI":"10.1145\/1961295.1950379"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB013","DOI":"10.1145\/1961295.1950380"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB014","DOI":"10.1109\/MSST.2014.6855541"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB015","DOI":"10.1109\/MSST.2015.7208275"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB016","DOI":"10.1145\/3022671.2984019"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB017","DOI":"10.1145\/2524211.2524216"},{"key":"S0218126622500669BIB018","first-page":"61","author":"Schwalb D.","year":"2015","journal-title":"Sixth International Workshop on Accelerating Data Management Systems Using Modern Processor and Storage Architectures (in conjunction with VLDB)"},{"volume-title":"Proc. BSDCAN Conf.","year":"2006","author":"Evans J.","key":"S0218126622500669BIB020"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB021","DOI":"10.1145\/1669112.1669117"},{"key":"S0218126622500669BIB022","first-page":"234","volume-title":"19th Int. Symp. High Performance Computer Architecture","author":"Wang J.","year":"2013"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB023","DOI":"10.1145\/3007787.3001192"},{"key":"S0218126622500669BIB024","first-page":"1157","volume":"63","author":"Yu H.","year":"2012","journal-title":"IEEE Trans. Comput."},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB025","DOI":"10.1145\/3050440"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB026","DOI":"10.1145\/1669112.1669157"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB027","DOI":"10.1145\/2024724.2024939"},{"key":"S0218126622500669BIB028","first-page":"1513","volume-title":"Design, Automation & Test in Europe Conference & Exhibition","author":"Yun J.","year":"2012"},{"key":"S0218126622500669BIB029","first-page":"21","volume-title":"Proc. Linux Symp.","author":"Mathur A.","year":"2007"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB032","DOI":"10.1145\/2063384.2063436"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB033","DOI":"10.1145\/2592798.2592814"},{"key":"S0218126622500669BIB034","first-page":"323","volume-title":"14th USENIX Conf. File and Storage Technologies","author":"Xu J.","year":"2016"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB035","DOI":"10.1109\/TC.2016.2516019"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB036","DOI":"10.1145\/3423211.3425671"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB037","DOI":"10.1145\/3316781.3317752"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB038","DOI":"10.1109\/TPDS.2020.3028385"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB039","DOI":"10.1145\/1064978.1065034"},{"doi-asserted-by":"publisher","key":"S0218126622500669BIB040","DOI":"10.1016\/j.diin.2007.06.011"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126622500669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,16]],"date-time":"2022-03-16T02:28:56Z","timestamp":1647397736000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218126622500669"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,2]]},"references-count":36,"journal-issue":{"issue":"04","published-print":{"date-parts":[[2022,3,15]]}},"alternative-id":["10.1142\/S0218126622500669"],"URL":"https:\/\/doi.org\/10.1142\/s0218126622500669","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2021,10,2]]},"article-number":"2250066"}}