{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T13:06:08Z","timestamp":1753880768584,"version":"3.41.2"},"reference-count":11,"publisher":"World Scientific Pub Co Pte Ltd","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2022,7,30]]},"abstract":"<jats:p> This paper presents a [Formula: see text] tolerant I\/O buffer with low voltage (VDD) devices. A novel bootstrap circuit for mixed voltage I\/O buffer is proposed to solve the unwanted leakage paths and gate oxide reliability issues. The proposed circuit is designed using 1.8[Formula: see text]V thick gate devices in 22-nm FinFET technology with 1.8[Formula: see text]V signaling and tolerant to 3.3[Formula: see text]V. The structure can be used in any CMOS technology for [Formula: see text] tolerant I\/O buffer. <\/jats:p>","DOI":"10.1142\/s0218126622502024","type":"journal-article","created":{"date-parts":[[2022,4,18]],"date-time":"2022-04-18T14:16:39Z","timestamp":1650291399000},"source":"Crossref","is-referenced-by-count":0,"title":["Mixed-Voltage I\/O Buffer Using NMOS Blocking Considering Gate Oxide Reliability"],"prefix":"10.1142","volume":"31","author":[{"given":"Dharmaray","family":"Nedalgi","sequence":"first","affiliation":[{"name":"Intel Technology India Private Limited, NO 23-56 P, Outer Ring Road (SRR4), Devarabeesanahalli, Varthur Hobli, Bangalore 560103, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9579-9980","authenticated-orcid":false,"given":"Saroja V.","family":"Siddamal","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication, KLE Technological University, Hubli, India"}]}],"member":"219","published-online":{"date-parts":[[2022,4,18]]},"reference":[{"key":"S0218126622502024BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/4.910493"},{"key":"S0218126622502024BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/4.799855"},{"key":"S0218126622502024BIB004","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881546"},{"key":"S0218126622502024BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/4.391124"},{"key":"S0218126622502024BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329337"},{"key":"S0218126622502024BIB007","first-page":"201","volume-title":"2007 7th Int. Conf. ASIC","author":"Liu G.","year":"2007"},{"key":"S0218126622502024BIB008","first-page":"1","volume-title":"2014 IEEE Int. Conf. Electron Devices and Solid-State Circuits","author":"Guo H.","year":"2014"},{"key":"S0218126622502024BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2015.7165914"},{"key":"S0218126622502024BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3012150"},{"key":"S0218126622502024BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280763"},{"key":"S0218126622502024BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605678"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126622502024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T07:32:02Z","timestamp":1658734322000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126622502024"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,18]]},"references-count":11,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2022,7,30]]}},"alternative-id":["10.1142\/S0218126622502024"],"URL":"https:\/\/doi.org\/10.1142\/s0218126622502024","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2022,4,18]]},"article-number":"2250202"}}