{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T15:36:20Z","timestamp":1771515380674,"version":"3.50.1"},"reference-count":19,"publisher":"World Scientific Pub Co Pte Ltd","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2022,10]]},"abstract":"<jats:p> In this brief, a novel design of hybrid multiplier is proposed. The hybrid multiplier is a combination of two different types of multipliers. The latest computing systems require low-power, area, and delay multipliers. In this work, we extend a new idea of high-performance hybrid multiplier by using Wallace\u2013Dadda and Vedic multipliers. The addition of partial products is done by dividing them into smaller groups to obtain faster results. The proposed method is illustrated by designing an 8-bit hybrid multiplier in which the partial products are divided into four subgroups. In this analysis, two different multipliers are applied to alternative groups. Finally, the carry look ahead adder (CLA) is used to reduce carry propagation delay in the proposed hybrid multiplier. The proposed hybrid multiplier has been synthesized using the Cadence virtuoso tool using a 45-nm CMOS technology. This hybrid multiplier is faster, consumes less power, and occupies less area as compared to the conventional hybrid multipliers. <\/jats:p>","DOI":"10.1142\/s0218126622502681","type":"journal-article","created":{"date-parts":[[2022,5,23]],"date-time":"2022-05-23T02:37:37Z","timestamp":1653273457000},"source":"Crossref","is-referenced-by-count":5,"title":["A Novel Design of High-Performance Hybrid Multiplier"],"prefix":"10.1142","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8176-7224","authenticated-orcid":false,"given":"Jugal Kishore","family":"Bhandari","sequence":"first","affiliation":[{"name":"School of Electronics and Electrical Engineering, Lovely Professional University, Jalandhar 144411, Punjab, India"}]},{"given":"Yogesh Kumar","family":"Verma","sequence":"additional","affiliation":[{"name":"School of Electronics and Electrical Engineering, Lovely Professional University, Jalandhar 144411, Punjab, India"}]},{"given":"Laxman","family":"Singh","sequence":"additional","affiliation":[{"name":"Department of Electronics & Communication Engineering, Noida Institute of Engineering and Technology, Uttar Pradesh, India"}]},{"given":"Santosh Kumar","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Motilal Nehru National Institute of Technology Prayagraj, Allahabad, Prayagraj 211004, Uttar Pradesh, India"}]}],"member":"219","published-online":{"date-parts":[[2022,6,16]]},"reference":[{"key":"S0218126622502681BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCN.2017.8085724"},{"key":"S0218126622502681BIB002","doi-asserted-by":"publisher","DOI":"10.7763\/IJET.2012.V4.482"},{"key":"S0218126622502681BIB003","first-page":"1194","volume":"3","author":"Gahlan N. Kr.","year":"2012","journal-title":"Int. J. Comput. Technol. Appl. (lJCTA)"},{"key":"S0218126622502681BIB004","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2832204"},{"key":"S0218126622502681BIB005","first-page":"211","volume-title":"Proc. IEEE-Int. Conf. Computer Engineering and Systems (ICCES)","author":"Barakat M.","year":"2019"},{"key":"S0218126622502681BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883645"},{"key":"S0218126622502681BIB007","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2978773"},{"key":"S0218126622502681BIB008","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2019.0246"},{"key":"S0218126622502681BIB009","doi-asserted-by":"publisher","DOI":"10.35741\/issn.0258-2724.56.3.11"},{"key":"S0218126622502681BIB010","first-page":"3582","volume":"12","author":"Murugan K.","year":"2021","journal-title":"Turk. J. Comput. Math. Educ."},{"key":"S0218126622502681BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2706262"},{"key":"S0218126622502681BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2970968"},{"key":"S0218126622502681BIB013","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2714259"},{"key":"S0218126622502681BIB014","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2988404"},{"key":"S0218126622502681BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"S0218126622502681BIB016","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2006.875464"},{"key":"S0218126622502681BIB017","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126620500097"},{"key":"S0218126622502681BIB018","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2016.7754250"},{"key":"S0218126622502681BIB019","first-page":"1","volume-title":"Proc. IEEE Jordan Conf. Applied Electrical Engineering and Computing Technologies (AEECT)","author":"Naqvi S. Z. H.","year":"2018"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126622502681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,19]],"date-time":"2022-09-19T09:59:05Z","timestamp":1663581545000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126622502681"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,16]]},"references-count":19,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2022,10]]}},"alternative-id":["10.1142\/S0218126622502681"],"URL":"https:\/\/doi.org\/10.1142\/s0218126622502681","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,16]]},"article-number":"2250268"}}