{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:10:41Z","timestamp":1753884641666,"version":"3.41.2"},"reference-count":21,"publisher":"World Scientific Pub Co Pte Ltd","issue":"02","funder":[{"name":"Board of Research in Nuclear Sciences (BRNS), Government of India","award":["34\/14\/08\/2016"],"award-info":[{"award-number":["34\/14\/08\/2016"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2023,1,30]]},"abstract":"<jats:p> The seminal work of Viola and Jones for automatic face detection is widely used in many human\u2013computer interaction and computer vision applications. On analyzing the existing face detection architectures, we observed that integral image calculation, feature computation in cascaded classifier, and recursive scanning of image with sliding window at multiple scales are the major reasons which increase the memory and time complexity of the algorithm. Therefore, in this paper, we have proposed a hardware\u2013software co-design of Viola\u2013Jones face detector for System-on-Chip (SoC). In the proposed architecture, integral image computation and cascaded classifier sub-modules are implemented on the hardware \u2014 Programmable Logic FPGA (PL-FPGA), while the image scaling and nonmaximum suppression sub-modules are implemented on the software \u2014 Processing System ARM (PS-ARM). Concepts of pipelining, folding, and parallel processing are effectively utilized to produce an optimum design architecture. The proposed architecture has been tested on PYNQ-Z1 board. The implementation results in a processing speed of [Formula: see text] fps with PL and PS clocks of [Formula: see text][Formula: see text]MHz and [Formula: see text][Formula: see text]MHz, respectively, for an image of QVGA resolution. Results analysis demonstrates that the proposed architecture has minimum resource requirement as compared to state-of-the-art implementations, which facilitates and promotes the usage of resource-constrained low-cost ZYNQ SoC for face detection. <\/jats:p>","DOI":"10.1142\/s0218126623500214","type":"journal-article","created":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T04:09:44Z","timestamp":1657944584000},"source":"Crossref","is-referenced-by-count":1,"title":["Design and Implementation of Face Detection Architecture for Heterogeneous System-on-Chip"],"prefix":"10.1142","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6962-1177","authenticated-orcid":false,"given":"Nidhi","family":"Panda","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela 769008, Odisha, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Supratim","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Institute of Technology Rourkela, Rourkela 769008, Odisha, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2022,8,13]]},"reference":[{"key":"S0218126623500214BIB001","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/34.982883","volume":"24","author":"Yang M.-H.","year":"2002","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"S0218126623500214BIB002","doi-asserted-by":"publisher","DOI":"10.1016\/j.cviu.2015.03.015"},{"key":"S0218126623500214BIB003","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1016\/j.vlsi.2017.07.007","volume":"59","author":"Shi W.","year":"2017","journal-title":"Integration"},{"key":"S0218126623500214BIB004","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-019-01247-4"},{"key":"S0218126623500214BIB005","first-page":"1","volume-title":"Proc. 2017 Cognitive Communications for Aerospace Applications Workshop (CCAA)","author":"Bhattarai S.","year":"2017"},{"key":"S0218126623500214BIB006","first-page":"734","volume-title":"Proc. 2018 IEEE\/CIC Int. Conf. Communications in China (ICCC)","author":"Wei G.","year":"2018"},{"key":"S0218126623500214BIB007","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/2847263.2847265","volume-title":"Proc. 2016 ACM\/SIGDA Int. Symp. Field-Programmable Gate Arrays (FPGA \u201916)","author":"Qiu J.","year":"2016"},{"key":"S0218126623500214BIB008","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1016\/j.vlsi.2019.07.005","volume":"69","author":"Feng X.","year":"2019","journal-title":"Integration"},{"key":"S0218126623500214BIB009","first-page":"I-511","volume-title":"Proc. 2001 IEEE Computer Society Conf. Computer Vision and Pattern Recognition (CVPR 2001)","volume":"1","author":"Viola P.","year":"2001"},{"key":"S0218126623500214BIB010","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/TCSVT.2008.2009253","volume":"19","author":"Hiromoto M.","year":"2009","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"S0218126623500214BIB011","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1109\/SASP.2011.5941089","volume-title":"Proc. 2011 IEEE 9th Symp. Application Specific Processors (SASP)","author":"Huang C.","year":"2011"},{"key":"S0218126623500214BIB012","doi-asserted-by":"crossref","first-page":"1034","DOI":"10.1109\/TVLSI.2010.2048224","volume":"19","author":"Kyrkou C.","year":"2011","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218126623500214BIB013","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1109\/FPT.2012.6412130","volume-title":"Proc. 2012 Int. Conf. Field-Programmable Technology","author":"Brousseau B.","year":"2012"},{"key":"S0218126623500214BIB014","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2173943"},{"key":"S0218126623500214BIB015","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1117\/1.JEI.25.4.041013","volume":"25","author":"Kyrkou C.","year":"2016","journal-title":"J. Electron. Imaging"},{"key":"S0218126623500214BIB016","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1145\/3020078.3021753","volume-title":"Proc. 2017 ACM\/SIGDA Int. Symp. Field-Programmable Gate Arrays","author":"Srivastava N. K.","year":"2017"},{"key":"S0218126623500214BIB017","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1016\/j.ohx.2017.03.002","volume":"1","author":"Irgens P.","year":"2017","journal-title":"HardwareX"},{"key":"S0218126623500214BIB018","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.vlsi.2020.04.008","volume":"74","author":"Spagnolo F.","year":"2020","journal-title":"Integration"},{"key":"S0218126623500214BIB020","first-page":"193","volume-title":"Proc. IEEE Computer Society Conf. Computer Vision and Pattern Recognition","author":"Oren M.","year":"1997"},{"key":"S0218126623500214BIB021","first-page":"75","volume":"62","author":"Ouyang P.","year":"2015","journal-title":"IEEE Trans. Circuits Syst. II, Express Briefs"},{"key":"S0218126623500214BIB023","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1049\/ccs.2019.0014","volume":"2","author":"Gupta S.","year":"2020","journal-title":"Cogn. Comput. Syst."}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126623500214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T02:43:31Z","timestamp":1672973011000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126623500214"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,8,13]]},"references-count":21,"journal-issue":{"issue":"02","published-print":{"date-parts":[[2023,1,30]]}},"alternative-id":["10.1142\/S0218126623500214"],"URL":"https:\/\/doi.org\/10.1142\/s0218126623500214","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2022,8,13]]},"article-number":"2350021"}}