{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:10:48Z","timestamp":1753884648457,"version":"3.41.2"},"reference-count":38,"publisher":"World Scientific Pub Co Pte Ltd","issue":"03","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2023,2]]},"abstract":"<jats:p> A new method for the generation of pseudo-random bits, based on a coupled-linear congruential generator (CLCG) and two multistage variable seeds linear feedback shift registers (LFSRs) is presented. The proposed algorithm dynamically changes the value of the seeds of each linear congruential generator (LCG) by utilizing the multistage variable seeds LFSR. The proposed approach exhibits several advantages over the pseudo-random bit generator (PRBG) methods presented in the literature. It provides low hardware complexity and high-security strength while maintaining the minimum critical path delay. Moreover, this design generates the maximum length of pseudo-random bit sequence with uniform clock latency. Furthermore, to improve the critical path delay, one more architecture of PRBG is proposed in this work. It is based on the combination of coupled modified-LCG with two variable seeds multistage LFSRs. The modified LCG block is designed by the two-operand modulo adder and XOR gate, rather than the three-operands modulo adder and shifting operation, while it maintains the same security strength. The clock gating network (CGN) is also used in this work to minimize the dynamic power dissipation of the overall PRBG architecture. The proposed architectures are implemented using Verilog HDL and further prototyped on commercially available field-programmable gate array (FPGA) devices Virtex-5 and Virtex-7. The realization of the proposed architecture in this FPGA device accomplishes an improved speed of PRBG, which consumes low power with high randomness compared to existing techniques. The generated binary sequence from the proposed algorithms has been verified for randomness tests using NIST statistical test suites. <\/jats:p>","DOI":"10.1142\/s0218126623500391","type":"journal-article","created":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T03:26:37Z","timestamp":1659929197000},"source":"Crossref","is-referenced-by-count":2,"title":["Hardware Efficient Hybrid Pseudo-Random Bit Generator Using Coupled-LCG and Multistage LFSR with Clock Gating Network"],"prefix":"10.1142","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1213-3487","authenticated-orcid":false,"given":"Mangal Deep","family":"Gupta","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, ABES Engineering College, Ghaziabad, Uttar Pradesh 201009, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. K.","family":"Chauhan","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur 273016, Uttar Pradesh, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandeep","family":"Gulia","sequence":"additional","affiliation":[{"name":"School of Engineering and Technology, Sushant University, Gurugram 122003, Haryana, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2022,9,14]]},"reference":[{"key":"S0218126623500391BIB001","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2019.03.006"},{"key":"S0218126623500391BIB002","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126619300095"},{"key":"S0218126623500391BIB003","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1007\/s10836-011-5232-9","volume":"27","author":"Sun H.","year":"2011","journal-title":"J. Electron. Test.: Theory Appl."},{"key":"S0218126623500391BIB004","doi-asserted-by":"crossref","first-page":"751","DOI":"10.1007\/s10836-017-5693-6","volume":"33","author":"Raiola P.","year":"2017","journal-title":"J. Electron. Test.: Theory Appl."},{"key":"S0218126623500391BIB005","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1007\/s13389-016-0116-7","volume":"6","author":"Khalid A.","year":"2016","journal-title":"J. Cryptogr. Eng."},{"key":"S0218126623500391BIB006","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126619300034"},{"key":"S0218126623500391BIB007","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617501225"},{"key":"S0218126623500391BIB008","first-page":"608","volume":"63","author":"Liu D.","year":"2016","journal-title":"IEEE Trans. Circuits Syst. II, Express Briefs"},{"key":"S0218126623500391BIB009","doi-asserted-by":"publisher","DOI":"10.1016\/j.jnca.2017.04.002"},{"key":"S0218126623500391BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2015.2444238"},{"key":"S0218126623500391BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2017.2677619"},{"key":"S0218126623500391BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801227"},{"key":"S0218126623500391BIB013","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0143-4"},{"key":"S0218126623500391BIB014","first-page":"392","volume-title":"Proc. IEEE Int. Conf. VLSI Design","author":"Pandey J. G.","year":"2016"},{"key":"S0218126623500391BIB015","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1007\/s10836-020-05881-6","volume":"36","author":"Wang W.","year":"2020","journal-title":"J. Electron. Test.: Theory Appl."},{"key":"S0218126623500391BIB016","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1007\/s10836-013-5356-1","volume":"29","author":"Soucarros M.","year":"2013","journal-title":"J. Electron. Test.: Theory Appl."},{"key":"S0218126623500391BIB017","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2019.152947"},{"key":"S0218126623500391BIB018","first-page":"355","volume-title":"Lecture Notes in Computer Science","volume":"3796","author":"Sidorenko A.","year":"2005"},{"key":"S0218126623500391BIB019","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1002\/jcc.21638","volume":"32","author":"Click T. H.","year":"2011","journal-title":"J. Comput. Chem."},{"key":"S0218126623500391BIB020","doi-asserted-by":"publisher","DOI":"10.1080\/01611194.2018.1548390"},{"key":"S0218126623500391BIB021","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/944\/1\/012003"},{"key":"S0218126623500391BIB023","first-page":"421","volume-title":"Proc. Annual Symp. Foundations of Computer Science","author":"Stern J.","year":"1987"},{"key":"S0218126623500391BIB024","first-page":"2929","volume-title":"Proc. IEEE Int. Symp. Circuits and Systems","author":"Katti R. S.","year":"2008"},{"key":"S0218126623500391BIB025","first-page":"1393","volume-title":"Proc. IEEE Int. Symp. Circuits and Systems","author":"Katti R. S.","year":"2009"},{"key":"S0218126623500391BIB026","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2041813"},{"key":"S0218126623500391BIB027","doi-asserted-by":"crossref","first-page":"989","DOI":"10.1109\/TCSI.2018.2876787","volume":"66","author":"Panda A. K.","year":"2019","journal-title":"IEEE Trans. Circuits Syst. I, Regul. Pap."},{"key":"S0218126623500391BIB028","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2019.2909248"},{"key":"S0218126623500391BIB029","doi-asserted-by":"crossref","first-page":"3944","DOI":"10.1109\/TCSI.2020.3016275","volume":"67","author":"Panda A. K.","year":"2020","journal-title":"IEEE Trans. Circuits Syst. I, Regul. Pap."},{"key":"S0218126623500391BIB030","doi-asserted-by":"crossref","first-page":"2150182","DOI":"10.1142\/S0218126621501826","volume":"30","author":"Gupta M. D.","year":"2021","journal-title":"J. Circuits, Syst. Comput."},{"key":"S0218126623500391BIB031","doi-asserted-by":"publisher","DOI":"10.1049\/cdt2.12027"},{"key":"S0218126623500391BIB032","doi-asserted-by":"crossref","first-page":"102945","DOI":"10.1016\/j.micpro.2019.102945","volume":"72","author":"Babu A. S.","year":"2020","journal-title":"Microprocess. Microsyst."},{"key":"S0218126623500391BIB033","doi-asserted-by":"crossref","first-page":"1212","DOI":"10.9790\/3021-020512121216","volume":"2","author":"Negi D. A.","year":"2012","journal-title":"IOSR J. Eng."},{"key":"S0218126623500391BIB034","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1109\/TVLSI.2018.2872021","volume":"27","author":"Morrison D.","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218126623500391BIB035","first-page":"1","volume-title":"Int. Conf. Research Advances in Integrated Navigation Systems","author":"Gautam M.","year":"2016"},{"key":"S0218126623500391BIB036","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1016\/j.compeleceng.2018.01.001","volume":"75","author":"Katreepalli R.","year":"2019","journal-title":"Comput. Electr. Eng."},{"key":"S0218126623500391BIB038","first-page":"1","volume":"1","author":"Akgul A.","year":"2019","journal-title":"Chaos Theory Appl."},{"key":"S0218126623500391BIB039","doi-asserted-by":"crossref","first-page":"2250043","DOI":"10.1142\/S0218126622500438","volume":"31","author":"Gupta M. D.","year":"2021","journal-title":"J. Circuits, Syst. Comput."},{"key":"S0218126623500391BIB040","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.07.002"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126623500391","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T13:03:45Z","timestamp":1675256625000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126623500391"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,9,14]]},"references-count":38,"journal-issue":{"issue":"03","published-print":{"date-parts":[[2023,2]]}},"alternative-id":["10.1142\/S0218126623500391"],"URL":"https:\/\/doi.org\/10.1142\/s0218126623500391","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2022,9,14]]},"article-number":"2350039"}}