{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,21]],"date-time":"2025-09-21T17:02:26Z","timestamp":1758474146441,"version":"3.41.2"},"reference-count":20,"publisher":"World Scientific Pub Co Pte Ltd","issue":"08","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2023,5,30]]},"abstract":"<jats:p> Full adders are a core component and play an essential role in the design of contemporary very-large-scale integration (VLSI) integrated circuits. Low-power, high-speed adder design has been the subject of numerous different sorts of research. The never-ending process is still in progress. The saturation point for MOS-based VLSI circuit design has been reached. As a consequence, many additional issues arise when MOS devices are scaled down to the nanoscale range, including an increase in leakage power and a vulnerability to PVT variation. Hence, MOSFET alternatives have been looked after by VLSI industries. Future nanoscale VLSI circuits would benefit greatly from the use of FINFETs in place of MOS transistors. In this paper, two diode-connected transistors-based low power, high speed, and low-power\u2013delay product (PDP) adiabatic logic full adders are proposed using 7 nm technology. DCT TSAA-I, DCT TSAA-II, DCT TCAA-I, and DCT TCAA-II are the names of the proposed structures. Power, speed, and power\u2013delay product (PDP) performance of the proposed adders are compared with those of traditional full adders. According to the simulation outcomes, the proposed adder architectures offer the least PDP in comparison to the adders taken into consideration. On power and delay, the impact of changing variables like temperature, supply voltage, load capacitance, and frequency is seen. A 7 nm FINFET model has been used in the simulations, which were conducted using the Hspice simulation tool. <\/jats:p>","DOI":"10.1142\/s0218126623501347","type":"journal-article","created":{"date-parts":[[2022,10,27]],"date-time":"2022-10-27T02:22:31Z","timestamp":1666837351000},"source":"Crossref","is-referenced-by-count":1,"title":["Diode Connected Transistor-Based Low PDP Adiabatic Full Adder in 7 nm FINFET Technology for MIMO Applications"],"prefix":"10.1142","volume":"32","author":[{"given":"A.","family":"Venkatesan","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, Kingston Engineering College, Vellore, Tamilnadu, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. T.","family":"Vanathi","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, PSG College of Technology, Coimbatore, Tamilnadu, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6318-0286","authenticated-orcid":false,"given":"M.","family":"Elangovan","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Government College of Engineering, Srirangam, Trichy, Tamilnadu, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2022,11,28]]},"reference":[{"key":"S0218126623501347BIB001","first-page":"193","volume-title":"5th Int. Conf. Devices, Circuits and Systems","author":"Sehgal H. D.","year":"2020"},{"volume-title":"Proc. 6th IEEE Int. Conf. Electronics, Computing and Communication Technologies","year":"2020","author":"Mathew S.","key":"S0218126623501347BIB002"},{"key":"S0218126623501347BIB003","first-page":"972","volume-title":"International Conference on Computing Methodologies and Communication","author":"Aujla S. K.","year":"2017"},{"key":"S0218126623501347BIB004","first-page":"776","volume-title":"2nd Int. Conf. Trends in Electronics and Informatics","author":"Kaur P.","year":"2018"},{"issue":"3","key":"S0218126623501347BIB005","first-page":"4754","volume":"9","author":"Kumar M. P.","year":"2019","journal-title":"Int. J. Manag. Technol. Eng."},{"key":"S0218126623501347BIB006","first-page":"410","volume-title":"4th Int. Conf. Recent Trends Electronics, Information, Communication & Technology","author":"Raghunandan A.","year":"2019"},{"key":"S0218126623501347BIB008","first-page":"2121","volume-title":"International Conference on Advances in Computing, Communications and Informatics","author":"Kahlon J.","year":"2016"},{"key":"S0218126623501347BIB009","first-page":"293","volume-title":"3rd Int. Conf. on Recent Developments in Control, Automation & Power Engineering","author":"Shete D.","year":"2019"},{"key":"S0218126623501347BIB010","first-page":"260","volume-title":"4th Int. Conf. on Electronics, Communication and Aerospace Technology","author":"Singh S. S.","year":"2020"},{"key":"S0218126623501347BIB011","first-page":"877","volume-title":"3rd Int. Conf. Computing Methodologies and Communication","author":"Basheer B.","year":"2019"},{"key":"S0218126623501347BIB012","first-page":"1","volume-title":"5th Int. Conf. Electrical Energy System","author":"Parveen A.","year":"2019"},{"key":"S0218126623501347BIB013","first-page":"226","volume-title":"Advanced Computing and Communication Technologies for High Performance Applications","author":"Pravitha B.","year":"2020"},{"key":"S0218126623501347BIB014","first-page":"174","volume-title":"48th European Solid-State Device Research Conf.","author":"Galisultanov A.","year":"2018"},{"key":"S0218126623501347BIB015","doi-asserted-by":"crossref","first-page":"312","DOI":"10.1109\/ISVLSI49217.2020.00064","volume-title":"IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","author":"Yang W.","year":"2020"},{"key":"S0218126623501347BIB016","first-page":"1","volume-title":"Int. Conf. on Circuit, Power and Computing Technologies","author":"Marina S. A.","year":"2016"},{"key":"S0218126623501347BIB017","first-page":"240","volume-title":"7th Int. Conf. on Signal Processing and Integrated Networks","author":"Kumar A. S.","year":"2020"},{"key":"S0218126623501347BIB018","first-page":"339","volume-title":"IEEE 62nd Int. Midwest Symp. on Circuits and Systems","author":"Pujar J.","year":"2019"},{"key":"S0218126623501347BIB019","first-page":"149","volume-title":"Int. Conf. Intelligent Circuits and Systems","author":"Pindoo I. A.","year":"2018"},{"key":"S0218126623501347BIB021","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1007\/s11128-021-03292-w","volume":"20","author":"Kheirandish D.","year":"2021","journal-title":"Quantum Inf. Process."},{"key":"S0218126623501347BIB022","doi-asserted-by":"crossref","first-page":"7745","DOI":"10.1007\/s12652-020-02499-6","volume":"12","author":"Asadi M. A.","year":"2021","journal-title":"J. Ambient Intelli. Human Comput."}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126623501347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,30]],"date-time":"2023-05-30T01:52:52Z","timestamp":1685411572000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126623501347"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,28]]},"references-count":20,"journal-issue":{"issue":"08","published-print":{"date-parts":[[2023,5,30]]}},"alternative-id":["10.1142\/S0218126623501347"],"URL":"https:\/\/doi.org\/10.1142\/s0218126623501347","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2022,11,28]]},"article-number":"2350134"}}