{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:08:44Z","timestamp":1759147724187,"version":"3.41.2"},"reference-count":31,"publisher":"World Scientific Pub Co Pte Ltd","issue":"09","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2023,6]]},"abstract":"<jats:p> The occurrences of Multiple Cell Upset (MCU) are more liable to arise in modern memory systems with the continuous upgradation of microelectronics technology from micron to deep submicron scales. These MCUs are mainly induced due to radiations in memory systems. Error Correcting Codes (ECCs) with lower design complexity are generally preferred for the mitigation of MCUs. The major drawback of the existing ECC is requiring higher overheads as error correction capability increases. In this paper, authors have proposed a new class of high performance [Formula: see text]-bit Burst Error Correcting (BEC) codes. Parity check matrices ([Formula: see text]) have been proposed for 3-bit and 4-bit BEC codes with word lengths of 16-bit, 32-bit and 64-bit. Also a simplified decoding scheme has been introduced for these codes. The proposed codecs have been designed and implemented in FPGA and ASIC platforms. The proposed codecs are compact in area, faster in speed and efficient in power compared to existing related schemes. But these lower design constrains are achieved at the cost of increase in redundancy. So, the proposed codecs can be employed in applications where redundancy is not the only constrain for correcting [Formula: see text]-bit burst errors caused by MCUs. <\/jats:p>","DOI":"10.1142\/s0218126623501426","type":"journal-article","created":{"date-parts":[[2022,10,28]],"date-time":"2022-10-28T04:18:25Z","timestamp":1666930705000},"source":"Crossref","is-referenced-by-count":3,"title":["Construction Technique and Evaluation of High Performance t-bit Burst Error Correcting Codes for Protecting MCUs"],"prefix":"10.1142","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2676-3052","authenticated-orcid":false,"given":"Raj Kumar","family":"Maity","sequence":"first","affiliation":[{"name":"Department of ECE, Haldia Institute of Technology, Haldia, West Bengal, India"}]},{"given":"Jagannath","family":"Samanta","sequence":"additional","affiliation":[{"name":"Department of ECE, Haldia Institute of Technology, Haldia, West Bengal, India"}]},{"given":"Jaydeb","family":"Bhaumik","sequence":"additional","affiliation":[{"name":"Department of ETCE, Jadavpur University, Kolkata, West Bengal, India"}]}],"member":"219","published-online":{"date-parts":[[2022,12,8]]},"reference":[{"key":"S0218126623501426BIB001","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"Baumann R. C.","year":"2005","journal-title":"IEEE Trans. Dev. Mater. Rel."},{"key":"S0218126623501426BIB002","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1007\/s10470-020-01728-4","volume":"107","author":"Sharma V.","year":"2021","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"S0218126623501426BIB003","doi-asserted-by":"crossref","first-page":"2201","DOI":"10.1007\/s11277-021-08462-8","volume":"120","author":"Sachdeva A.","year":"2021","journal-title":"Wireless Pers. Commun."},{"journal-title":"IEEE J. Emerg. Sel. Topics Circuits Syst.","year":"2022","author":"Sharma V.","key":"S0218126623501426BIB004"},{"key":"S0218126623501426BIB005","doi-asserted-by":"crossref","first-page":"2250023","DOI":"10.1142\/S0218126622500232","volume":"31","author":"Sachdeva A.","year":"2022","journal-title":"J. Circuits Syst. Comput."},{"key":"S0218126623501426BIB006","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1147\/rd.282.0124","volume":"28","author":"Chen C. L.","year":"1984","journal-title":"IBM J. Res. Dev."},{"key":"S0218126623501426BIB007","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1002\/j.1538-7305.1950.tb00463.x","volume":"29","author":"Hamming R.","year":"1950","journal-title":"Bell Syst. Tech. J."},{"key":"S0218126623501426BIB008","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1147\/rd.144.0395","volume":"14","author":"Hsiao M. Y.","year":"1970","journal-title":"IBM J. Res. Dev."},{"key":"S0218126623501426BIB009","first-page":"1","author":"Samanta J.","year":"2019","journal-title":"Microsyst. Technol."},{"key":"S0218126623501426BIB010","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1142\/S0218126622500049","volume":"31","author":"Samanta J.","year":"2022","journal-title":"J. Circuits Syst. Comput."},{"key":"S0218126623501426BIB011","doi-asserted-by":"crossref","first-page":"2124","DOI":"10.1109\/TNS.2010.2042818","volume":"57","author":"Reviriego P.","year":"2010","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"S0218126623501426BIB012","doi-asserted-by":"crossref","first-page":"1527","DOI":"10.1109\/TED.2010.2047907","author":"Ibe E.","year":"2010","journal-title":"EEE Trans. Electron."},{"first-page":"5B.4.1","volume-title":"Proc. IEEE IRPS","author":"Dixit A.","key":"S0218126623501426BIB013"},{"first-page":"222","volume-title":"Proc. 34th Eur. ESSCIRC","author":"Naseer R.","key":"S0218126623501426BIB014"},{"key":"S0218126623501426BIB015","doi-asserted-by":"crossref","first-page":"1528","DOI":"10.1016\/j.microrel.2012.01.017","volume":"52","author":"Reviriego P.","year":"2012","journal-title":"Microelectron. Rel."},{"key":"S0218126623501426BIB016","doi-asserted-by":"crossref","first-page":"1497","DOI":"10.1109\/TC.2014.2322599","volume":"64","author":"Pontarelli S.","year":"2015","journal-title":"IEEE Trans. Comput."},{"key":"S0218126623501426BIB017","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1109\/TC.2017.2739726","volume":"67","author":"Samanta J.","year":"2018","journal-title":"IEEE Trans. Comput."},{"first-page":"349","volume-title":"Proc. 25th IEEE VLSI Test Symp.","author":"Dutta A.","key":"S0218126623501426BIB018"},{"key":"S0218126623501426BIB019","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/TDMR.2012.2232671","volume":"13","author":"Neale A.","year":"2013","journal-title":"IEEE Trans. Device Mater. Rel."},{"key":"S0218126623501426BIB020","doi-asserted-by":"crossref","first-page":"884","DOI":"10.1109\/TDMR.2014.2332364","volume":"14","author":"Reviriego P.","year":"2014","journal-title":"IEEE Trans. Device Mater. Rel."},{"key":"S0218126623501426BIB021","first-page":"1","volume-title":"2019 IEEE Int. Conf. Electrical, Computer and Communication Technologies (ICECCT)","author":"Maity R. K.","year":"2019"},{"key":"S0218126623501426BIB022","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1016\/j.microrel.2019.03.012","volume":"97","author":"Li J.","year":"2019","journal-title":"Microelectron. Rel."},{"key":"S0218126623501426BIB023","first-page":"321","volume-title":"Proc. 2nd Int. Conf. Communication, Devices and Computing","author":"Maity R. K.","year":"2020"},{"key":"S0218126623501426BIB024","first-page":"689","volume-title":"Proc. 3rd Int. Conf. Communication, Devices and Computing","author":"Maity R. K.","year":"2022"},{"key":"S0218126623501426BIB025","first-page":"387","volume":"62","author":"Neale A.","year":"2015","journal-title":"IEEE Trans. Circuits Syst. II: Exp. Briefs"},{"key":"S0218126623501426BIB026","doi-asserted-by":"crossref","first-page":"2332","DOI":"10.1109\/TVLSI.2014.2357476","volume":"23","author":"Saiz-Adalid L. J.","year":"2014","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218126623501426BIB027","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1007\/978-981-16-7637-6_37","volume-title":"Internet of Things and Its Applications","author":"Maity R. K.","year":"2022"},{"key":"S0218126623501426BIB028","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1049\/iet-cdt.2019.0268","volume":"14","author":"Maity R. K.","year":"2020","journal-title":"IET Comput. Digital Tech."},{"key":"S0218126623501426BIB029","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1145\/3194554.3194570","volume-title":"Proc. 2018 Great Lakes Symp. VLSI","author":"Das A.","year":"2018"},{"key":"S0218126623501426BIB030","first-page":"1","author":"Li J.","year":"2019","journal-title":"J. Electron. Testing"},{"key":"S0218126623501426BIB031","first-page":"2037","volume":"65","author":"Li J.","year":"2018","journal-title":"IEEE Trans. Circuits Syst. II: Exp. Briefs"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126623501426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,9]],"date-time":"2023-06-09T07:42:12Z","timestamp":1686296532000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126623501426"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,8]]},"references-count":31,"journal-issue":{"issue":"09","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["10.1142\/S0218126623501426"],"URL":"https:\/\/doi.org\/10.1142\/s0218126623501426","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2022,12,8]]},"article-number":"2350142"}}