{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T23:38:16Z","timestamp":1768001896978,"version":"3.49.0"},"reference-count":30,"publisher":"World Scientific Pub Co Pte Ltd","issue":"10","funder":[{"DOI":"10.13039\/501100001809","name":"the National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62027815"],"award-info":[{"award-number":["62027815"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"the National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61834006"],"award-info":[{"award-number":["61834006"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"the National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61874156"],"award-info":[{"award-number":["61874156"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2023,7,15]]},"abstract":"<jats:p> With the rapid development of semiconductor technology, chip integration is getting beyond imagination. Aging has become one of the main threats to circuit reliability. In order to develop aging degradation prediction, it is critical to evaluate aging to avoid circuit failures. At present, the research on aging prediction is mainly focused at the transistor and gate levels: at transistor level, the precision is high, but the speed is low; whereas, the gate-level accuracy is not high, but the speed is very fast. In this paper, a path-level aging prediction framework based on the novel critical gate is proposed. The 10-year Negative Bias Temperature Instability (NBTI) aging delay of the critical subcircuit extracted by the novel critical gate is obtained, and the aging delay trend is learnt by using a linear regression model. Then the critical path aging delay can be obtained quickly based on the framework developed by machine learning using the linear regression model. The experimental results of ISCAS\u201985 and ISCAS\u201989 benchmark circuits based on 45-nm PTM show that the proposed framework is superior to the existing methods. <\/jats:p>","DOI":"10.1142\/s021812662350175x","type":"journal-article","created":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T09:16:45Z","timestamp":1669886205000},"source":"Crossref","is-referenced-by-count":4,"title":["Novel Critical Gate-Based Circuit Path-Level NBTI-Aware Aging Circuit Degradation Prediction"],"prefix":"10.1142","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3794-792X","authenticated-orcid":false,"given":"Hui","family":"Xu","sequence":"first","affiliation":[{"name":"School of Computer Science and Engineering, Anhui University of Science and Technology, 168 Taifeng Street, Huainan, Anhui 232001, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Anhui University of Science and Technology, 168 Taifeng Street, Huainan, Anhui 232001, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xia","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Mathematics and Big Data, Anhui University of Science and Technology, 168 Taifeng Street, Huainan, Anhui 232001, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianjin","family":"Fang","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Anhui University of Science and Technology, 168 Taifeng Street, Huainan, Anhui 232001, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pan","family":"Qi","sequence":"additional","affiliation":[{"name":"School of Computer Science and Engineering, Anhui University of Science and Technology, 168 Taifeng Street, Huainan, Anhui 232001, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2539-7062","authenticated-orcid":false,"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, 193 Tunxi Road, Hefei, Anhui 230009, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengfeng","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology, 193 Tunxi Road, Hefei, Anhui 230009, P. R. China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2022,12,31]]},"reference":[{"key":"S021812662350175XBIB001","first-page":"17","volume-title":"Proc. 14th Int. Symp. Physical and Failure Analysis of Integrated Circuits","author":"Alam M.","year":"2007"},{"key":"S021812662350175XBIB002","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1145\/775832.775920","volume-title":"Proc. 40th Annu. Design Automation Conf.","author":"Borkar S.","year":"2003"},{"key":"S021812662350175XBIB005","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MDT.2009.149","volume":"26","author":"Cao Y.","year":"2009","journal-title":"IEEE Des. Test Comput."},{"key":"S021812662350175XBIB006","first-page":"1","volume-title":"Proc. 50th ACM\/EDAC\/IEEE Design Automation Conf. (DAC)","author":"Henkel J.","year":"2013"},{"key":"S021812662350175XBIB007","doi-asserted-by":"crossref","DOI":"10.1007\/978-981-16-6120-4","volume-title":"Recent Advances in PMOS Negative Bias Temperature Instability: Characterization and Modeling of Device Architecture, Material and Process Impact","author":"Mahapatra S.","year":"2022"},{"key":"S021812662350175XBIB008","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/RSM46715.2019.8943506","volume-title":"Proc. 2019 IEEE Regional Symp. Micro and Nanoelectronics","author":"Zamzuri N. A.","year":"2019"},{"key":"S021812662350175XBIB009","first-page":"1","volume-title":"Proc. 2018 Int. Conf. Computer-Aided Design","author":"Amrouch H.","year":"2018"},{"key":"S021812662350175XBIB010","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1016\/j.microrel.2016.11.004","volume":"67","author":"Samy O.","year":"2016","journal-title":"Microelectron. Reliab."},{"key":"S021812662350175XBIB011","first-page":"646","volume-title":"Proc. 11th Int. Symp. Quality Electronic Design","author":"Konoura H.","year":"2010"},{"key":"S021812662350175XBIB012","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1109\/TVLSI.2003.821546","volume":"12","author":"Abdollahi A.","year":"2004","journal-title":"IEEE Trans. Very Large Scale Integr. Syst. (VLSI) Systems"},{"key":"S021812662350175XBIB013","first-page":"726","volume-title":"Proc. 2008 Asia and South Pacific Design Automation Conf. (ASPDAC)","author":"Kang K.","year":"2008"},{"key":"S021812662350175XBIB014","first-page":"1","volume-title":"Proc. Design, Automation & Test in Europe Conf.","author":"Paul B. C.","year":"2006"},{"key":"S021812662350175XBIB015","doi-asserted-by":"crossref","first-page":"1524","DOI":"10.1109\/43.256927","volume":"12","author":"Tu R. H.","year":"1993","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"S021812662350175XBIB016","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2724718","volume":"12","author":"Karimi N.","year":"2015","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"S021812662350175XBIB017","first-page":"3","volume-title":"Proc. 15th IEEE Int. On-Line Testing Symp.","author":"Lorenz D.","year":"2009"},{"key":"S021812662350175XBIB018","first-page":"428","volume-title":"Proc. 2011 IEEE\/ACM Int. Conf. Computer-Aided Design (ICCAD)","author":"Velamala J. B.","year":"2011"},{"key":"S021812662350175XBIB019","first-page":"1","volume-title":"Proc. 2017 54th ACM\/EDAC\/IEEE Design Automation Conf.","author":"Bian S.","year":"2017"},{"key":"S021812662350175XBIB020","doi-asserted-by":"crossref","first-page":"1064","DOI":"10.1109\/TCAD.2016.2620903","volume":"37","author":"Vijayan A.","year":"2016","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"S021812662350175XBIB021","doi-asserted-by":"crossref","first-page":"4756","DOI":"10.1109\/TIM.2019.2899477","volume":"68","author":"Huang K.","year":"2019","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"S021812662350175XBIB022","first-page":"1","volume-title":"Proc. 2020 IEEE\/ACM Int. Conf. Computer-Aided Design","author":"Ebrahimipour S. M.","year":"2020"},{"key":"S021812662350175XBIB023","doi-asserted-by":"crossref","first-page":"1976","DOI":"10.3390\/electronics9111976","volume":"9","author":"Bu A.","year":"2020","journal-title":"Electronics"},{"key":"S021812662350175XBIB024","first-page":"1645","volume-title":"Proc. 10th IEEE Int. Conf. Solid-State and Integrated Circuit Technology","author":"Tudor B.","year":"2010"},{"key":"S021812662350175XBIB025","doi-asserted-by":"crossref","first-page":"2004","DOI":"10.1063\/1.323909","volume":"48","author":"Jeppson K.","year":"2008","journal-title":"J. Appl. Phys."},{"key":"S021812662350175XBIB026","doi-asserted-by":"crossref","first-page":"901","DOI":"10.1109\/TED.2013.2238237","volume":"60","author":"Mahapatra S.","year":"2013","journal-title":"IEEE Trans. Electron Devices"},{"key":"S021812662350175XBIB027","first-page":"268","volume-title":"Proc. 2007 IEEE Int. Reliability Physics Symp.","author":"Grasser T.","year":"2007"},{"key":"S021812662350175XBIB028","first-page":"364","volume-title":"Proc. 44th ACM\/IEEE Design Automation Conf.","author":"Wang W.","year":"2007"},{"key":"S021812662350175XBIB029","first-page":"4","volume-title":"Proc. IEEE Int. Electron Devices Meeting","author":"Krishnan A. T.","year":"2005"},{"key":"S021812662350175XBIB030","first-page":"32","volume-title":"Proc. 2021 6th Int. Conf. Integrated Circuits and Microsystems (ICICM)","author":"Zhang J.","year":"2021"},{"key":"S021812662350175XBIB031","first-page":"106","volume-title":"Proc. 10th Int. Design & Test Symp. (IDT)","author":"Luo H.","year":"2015"},{"key":"S021812662350175XBIB032","first-page":"875","volume":"92","author":"Hong L.","year":"2009","journal-title":"IEICE Trans. Electron."}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S021812662350175X","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,15]],"date-time":"2023-06-15T03:01:02Z","timestamp":1686798062000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S021812662350175X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,31]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2023,7,15]]}},"alternative-id":["10.1142\/S021812662350175X"],"URL":"https:\/\/doi.org\/10.1142\/s021812662350175x","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"value":"0218-1266","type":"print"},{"value":"1793-6454","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12,31]]},"article-number":"2350175"}}