{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:12:39Z","timestamp":1753884759485,"version":"3.41.2"},"reference-count":7,"publisher":"World Scientific Pub Co Pte Ltd","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2024,7,15]]},"abstract":"<jats:p> This paper presents a new polar logic circuit using a single current conveyor, two MOS switches and two resistors in each case. Thus, polar NAND and NOR circuits are proposed. The circuits\u2019 operation details and simulation results are given in support of the proposed theory. The circuits are designed using CMOS CCII[Formula: see text] with \u00b12 V supply voltage. The polar logic levels at the output are \u22121 and 1 V for logic 0 and 1, respectively. The gates\u2019 functioning for capacitive loading is also tested. The new circuits are expected to be useful in digital and communication systems. <\/jats:p>","DOI":"10.1142\/s0218126624200020","type":"journal-article","created":{"date-parts":[[2023,12,17]],"date-time":"2023-12-17T13:48:03Z","timestamp":1702820883000},"source":"Crossref","is-referenced-by-count":2,"title":["NAND\/NOR Polar Logic Circuits Using a Single Current Conveyor"],"prefix":"10.1142","volume":"33","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4727-022X","authenticated-orcid":false,"given":"Sudhanshu","family":"Maheshwari","sequence":"first","affiliation":[{"name":"Department of Electronics Engineering, AMU, Aligarh, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2024,1,24]]},"reference":[{"key":"S0218126624200020BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1970.1083067"},{"key":"S0218126624200020BIB002","first-page":"63","volume":"137","author":"Wilson B.","year":"1990","journal-title":"IEE Proc. G"},{"key":"S0218126624200020BIB003","doi-asserted-by":"publisher","DOI":"10.1109\/19.85337"},{"key":"S0218126624200020BIB004","doi-asserted-by":"publisher","DOI":"10.1080\/1448837X.2021.1909832"},{"key":"S0218126624200020BIB005","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.02.002"},{"key":"S0218126624200020BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/SIECPC.2013.6551008"},{"key":"S0218126624200020BIB007","doi-asserted-by":"publisher","DOI":"10.1080\/1448837X.2022.2049052"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126624200020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,18]],"date-time":"2024-06-18T03:59:08Z","timestamp":1718683148000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126624200020"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,24]]},"references-count":7,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2024,7,15]]}},"alternative-id":["10.1142\/S0218126624200020"],"URL":"https:\/\/doi.org\/10.1142\/s0218126624200020","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2024,1,24]]},"article-number":"2420002"}}