{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T13:19:50Z","timestamp":1753881590477,"version":"3.41.2"},"reference-count":15,"publisher":"World Scientific Pub Co Pte Ltd","issue":"02","funder":[{"name":"BITS-Pilani","award":["BITS\/GAU\/ACRG\/2019\/H0283"],"award-info":[{"award-number":["BITS\/GAU\/ACRG\/2019\/H0283"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2024,1,30]]},"abstract":"<jats:p> This paper presents the realization of binary and floating-point comparators on FPGA. The implementation is done by exploiting the primitive instantiation of FPGA resources which has enabled a significant improvement in resource utilization in terms of Look-Up Table (LUT) usage and overall combinational path delay when compared to the conventional inference approach. The comparator architectures are implemented using Vivado 2020.1 and ISE Design Suite 14.7 environment on multiple Xilinx FPGA platforms and are compared with the existing designs. The results indicate an improvement of 33.33% and 45.45% in LUT utilization, 14.41% and 30.73% in delay for 32-bit and 64-bit binary comparators respectively, compared to the existing architectures. The proposed floating-point comparator requires 88.57% and 285.29% lesser LUTs for single precision and double precision representation respectively, compared to the existing design. <\/jats:p>","DOI":"10.1142\/s0218126624500245","type":"journal-article","created":{"date-parts":[[2023,6,19]],"date-time":"2023-06-19T07:31:07Z","timestamp":1687159867000},"source":"Crossref","is-referenced-by-count":0,"title":["Design of Resource Efficient Binary and Floating Point Comparator Using FPGA Primitive Instantiation"],"prefix":"10.1142","volume":"33","author":[{"given":"Vikas","family":"Shivakumar","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronics Engineering, BITS-Pilani, Hyderabad Campus, 500078, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0277-2931","authenticated-orcid":false,"given":"Chetan","family":"Vudadha","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, BITS-Pilani, Hyderabad Campus, 500078, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2023,7,17]]},"reference":[{"first-page":"942","volume-title":"2012 Int. Symp. Communications and Information Technologies (ISCIT)","author":"Vudadha C.","key":"S0218126624500245BIB001"},{"first-page":"1","volume-title":"2012 IEEE Faible Tension Faible Consommation","author":"Vudadha C.","key":"S0218126624500245BIB002"},{"first-page":"201","volume-title":"2012 IEEE Computer Society Annual Symposium on VLSI","author":"Vudadha C.","key":"S0218126624500245BIB003"},{"first-page":"1","volume-title":"2017 Int. Conf. Innovations in Information, Embedded and Communication Systems (ICIIECS)","author":"Saranya T.","key":"S0218126624500245BIB004"},{"key":"S0218126624500245BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.899856"},{"key":"S0218126624500245BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807409"},{"key":"S0218126624500245BIB007","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-017-0996-1"},{"first-page":"12","volume-title":"2019 IEEE Int. Symp. Smart Electronic Systems (iSES) (Formerly iNiS)","author":"Panda A. K.","key":"S0218126624500245BIB008"},{"first-page":"278","volume-title":"2007 14th Int. Conf. Mixed Design of Integrated Circuits and Systems","author":"Amaricai A.","key":"S0218126624500245BIB009"},{"first-page":"244","volume-title":"2015 11th Conf. Ph.D. Research in Microelectronics and Electronics (PRIME)","author":"Veeramachaneni S.","key":"S0218126624500245BIB010"},{"key":"S0218126624500245BIB011","first-page":"89","volume-title":"2005 IEEE Int. Symp. Circuits and Systems","volume":"1","author":"Stine J. E."},{"key":"S0218126624500245BIB012","doi-asserted-by":"publisher","DOI":"10.1016\/j.protcy.2016.08.141"},{"first-page":"1","volume-title":"2015 Int. Conf. Circuits, Power and Computing Technologies (ICCPCT-2015)","author":"Samuel A. T.","key":"S0218126624500245BIB013"},{"first-page":"489","volume-title":"2017 7th IEEE Int. Conf. Electronics Information and Emergency Communication (ICEIEC)","author":"Guo S.","key":"S0218126624500245BIB014"},{"key":"S0218126624500245BIB015","doi-asserted-by":"publisher","DOI":"10.1145\/1975482.1975484"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126624500245","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,7]],"date-time":"2024-02-07T09:39:05Z","timestamp":1707298745000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126624500245"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,17]]},"references-count":15,"journal-issue":{"issue":"02","published-print":{"date-parts":[[2024,1,30]]}},"alternative-id":["10.1142\/S0218126624500245"],"URL":"https:\/\/doi.org\/10.1142\/s0218126624500245","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2023,7,17]]},"article-number":"2450024"}}