{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T08:30:55Z","timestamp":1764577855167,"version":"3.46.0"},"reference-count":38,"publisher":"World Scientific Pub Co Pte Ltd","issue":"03","funder":[{"name":"Ministry of Electronics and Information Technology (MeitY), Govt. of India, New Delhi, India","award":["-EE-9\/2\/2021-RD-E"],"award-info":[{"award-number":["-EE-9\/2\/2021-RD-E"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2026,2,15]]},"abstract":"<jats:p>In this paper, the authors proposed a new power-efficient binary-to-ternary converter (BTC) circuit using a hybrid memristor-MOS-Logic architecture. The proposed BTC features three binary inputs and two ternary outputs, facilitating the effective execution of multi-valued logic operations. The proposed design uses the memristor-ratio-logic (MRL) technique, which is suitable for designing hybrid memristor-MOS-based circuits. The proposed design was simulated using SPICE and the 45 nm CMOS predictive technology model (PTM) technology parameters with [Formula: see text] supply. Moreover, the proposed BTC provides an improved PDP compared to the state-of-the-art design available in the literature. The authors also demonstrate that the proposed design is applied to MATLAB data processing and image reconstruction, laying the foundation for potential image processing applications. Simulation results confirm the design\u2019s accuracy, low power consumption and robustness, making it a promising candidate for digital design and high-performance computing applications.<\/jats:p>","DOI":"10.1142\/s0218126625300107","type":"journal-article","created":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T08:09:27Z","timestamp":1752221367000},"source":"Crossref","is-referenced-by-count":0,"title":["MBTC: Memristor-MOS-Based Binary to Ternary Converter for Image Processing Application"],"prefix":"10.1142","volume":"35","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3737-9232","authenticated-orcid":false,"given":"Ramesh","family":"Kumar","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology Patna, Ashok Rajpath, Patna 800005, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7984-4086","authenticated-orcid":false,"given":"Bal Chand","family":"Nagar","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, National Institute of Technology Patna, Ashok Rajpath, Patna 800005, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2025,8,12]]},"reference":[{"key":"S0218126625300107BIB001","doi-asserted-by":"publisher","DOI":"10.1109\/TNB.2023.3238733"},{"key":"S0218126625300107BIB002","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0272-8"},{"key":"S0218126625300107BIB003","doi-asserted-by":"publisher","DOI":"10.1016\/j.rineng.2024.102761"},{"key":"S0218126625300107BIB004","doi-asserted-by":"publisher","DOI":"10.1088\/1674-1056\/ac248b"},{"key":"S0218126625300107BIB005","doi-asserted-by":"publisher","DOI":"10.1109\/ICM50269.2020.9331769"},{"key":"S0218126625300107BIB008","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2021.1886881"},{"key":"S0218126625300107BIB009","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-39376-7"},{"key":"S0218126625300107BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3441852"},{"key":"S0218126625300107BIB011","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3121437"},{"key":"S0218126625300107BIB012","doi-asserted-by":"publisher","DOI":"10.1049\/cds2.12057"},{"key":"S0218126625300107BIB013","doi-asserted-by":"publisher","DOI":"10.1080\/00207217.2019.1661026"},{"key":"S0218126625300107BIB014","doi-asserted-by":"publisher","DOI":"10.24425\/ijet.2025.153596"},{"key":"S0218126625300107BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/ICISE.2010.5689867"},{"key":"S0218126625300107BIB016","first-page":"1","volume-title":"Proc. 13th Int. Workshop Cellular Nanoscale Networks and their Applications","author":"Kvatinsky S.","year":"2012"},{"key":"S0218126625300107BIB017","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"S0218126625300107BIB018","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"S0218126625300107BIB019","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"S0218126625300107BIB020","doi-asserted-by":"publisher","DOI":"10.1016\/j.isci.2020.101889"},{"key":"S0218126625300107BIB021","doi-asserted-by":"publisher","DOI":"10.3389\/fchem.2020.00724"},{"key":"S0218126625300107BIB022","doi-asserted-by":"publisher","DOI":"10.1007\/s12200-022-00025-4"},{"key":"S0218126625300107BIB023","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2024.05.053"},{"key":"S0218126625300107BIB024","first-page":"1","volume-title":"Proc. 15th Int. Workshop Cellular Nanoscale Networks and their Applications","author":"Molter T. W.","year":"2016"},{"key":"S0218126625300107BIB025","first-page":"210","volume":"18","author":"Biolek Z.","year":"2009","journal-title":"Radioengineering"},{"key":"S0218126625300107BIB026","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"S0218126625300107BIB027","first-page":"786","volume":"62","author":"Kvatinsky S.","year":"2015","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"S0218126625300107BIB028","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2252057"},{"key":"S0218126625300107BIB029","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"S0218126625300107BIB030","first-page":"895","volume":"61","author":"Kvatinsky S.","year":"2014","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"S0218126625300107BIB031","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2018.05.003"},{"key":"S0218126625300107BIB032","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3027693"},{"key":"S0218126625300107BIB033","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2018.05.020"},{"key":"S0218126625300107BIB034","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-018-0977-3"},{"key":"S0218126625300107BIB035","doi-asserted-by":"publisher","DOI":"10.1109\/ICM48031.2019.9021886"},{"key":"S0218126625300107BIB036","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3457731"},{"key":"S0218126625300107BIB037","doi-asserted-by":"publisher","DOI":"10.3390\/e23081096"},{"key":"S0218126625300107BIB038","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2024.102317"},{"key":"S0218126625300107BIB039","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.102106"},{"key":"S0218126625300107BIB040","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126625300107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T08:29:16Z","timestamp":1764577756000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126625300107"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,12]]},"references-count":38,"journal-issue":{"issue":"03","published-print":{"date-parts":[[2026,2,15]]}},"alternative-id":["10.1142\/S0218126625300107"],"URL":"https:\/\/doi.org\/10.1142\/s0218126625300107","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2025,8,12]]},"article-number":"2530010"}}