{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T00:11:26Z","timestamp":1760746286574,"version":"build-2065373602"},"reference-count":30,"publisher":"World Scientific Pub Co Pte Ltd","issue":"02","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J CIRCUIT SYST COMP"],"published-print":{"date-parts":[[2026,1,30]]},"abstract":"<jats:p> This paper presents a novel design approach to implement higher fan-in logic functions in the Positive Feedback Source Coupled Logic (PFSCL) style. The existing two design approaches use either NOR gates or fundamental cells that infer the cascading of multiple gates. The new design approach realizes three input logic functions in a single gate and can be further extended for high fan-in circuits. The circuits based on the proposed design approach reduce the cascading of gates by using a new circuit element called a quad-coupled (QC) cell. The design of a 3-input exclusive-OR (XOR3) gate is proposed and compared with the existing XOR3 gates using LT SPICE simulations with PTM 90[Formula: see text]nm CMOS technology parameters. The performance is compared in terms of propagation delay, power consumption, power delay product (PDP), gate count and transistor count. The proposed PFSCL QC XOR3 gate outperforms existing PFSCL XOR3 gates in all performance parameters. It is observed that the proposed PFSCL QC XOR3 gate achieves a maximum and minimum reduction of 81%, 86%, 97% and 87.5% and 73%, 50%, 86%, and 50% in propagation delay, power consumption, PDP and gate count values as compared to the conventional PFSCL XOR3 gate respectively. Furthermore, the Monte Carlo analysis and performance across various process corners is performed to ensure robustness. Additionally, the design example of a full adder is added to demonstrate the versatility and applicability of the proposed QC design approach in complex logic circuitry. <\/jats:p>","DOI":"10.1142\/s0218126625503736","type":"journal-article","created":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T01:37:09Z","timestamp":1748655429000},"source":"Crossref","is-referenced-by-count":0,"title":["Novel Design Approach of Three-Input Logic Implementation in Positive Feedback Source Coupled Logic Style"],"prefix":"10.1142","volume":"35","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-4443-2318","authenticated-orcid":false,"given":"Shikha","family":"Mouria","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India"},{"name":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi 110063, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0565-0654","authenticated-orcid":false,"given":"Kirti","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, New Delhi 110063, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2911-7061","authenticated-orcid":false,"given":"Neeta","family":"Pandey","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi 110042, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2025,7,8]]},"reference":[{"volume-title":"Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits","year":"2006","author":"Alioto M.","key":"S0218126625503736BIB001"},{"key":"S0218126625503736BIB002","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112444"},{"key":"S0218126625503736BIB003","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2692(92)90042-Y"},{"key":"S0218126625503736BIB004","first-page":"810","volume":"47","author":"Kundan J.","year":"2000","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"S0218126625503736BIB005","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344532"},{"key":"S0218126625503736BIB006","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332722"},{"key":"S0218126625503736BIB007","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.811023"},{"key":"S0218126625503736BIB008","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329353"},{"key":"S0218126625503736BIB009","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.838149"},{"key":"S0218126625503736BIB010","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.904685"},{"key":"S0218126625503736BIB011","first-page":"230","volume-title":"2011 2nd Int. Conf. on Computer and Commun. Technol.","author":"Gupta K.","year":"2011"},{"key":"S0218126625503736BIB012","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON.2015.7443260"},{"key":"S0218126625503736BIB013","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-0982-7"},{"key":"S0218126625503736BIB014","doi-asserted-by":"publisher","DOI":"10.1109\/CIPECH.2016.7918784"},{"key":"S0218126625503736BIB015","doi-asserted-by":"publisher","DOI":"10.1109\/SPIN.2016.7566734"},{"key":"S0218126625503736BIB016","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.05.002"},{"key":"S0218126625503736BIB017","doi-asserted-by":"publisher","DOI":"10.1002\/cta.305"},{"key":"S0218126625503736BIB018","first-page":"1","volume-title":"Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits","author":"Zhang X.","year":"2014"},{"key":"S0218126625503736BIB019","doi-asserted-by":"publisher","DOI":"10.1109\/ICCMC.2017.8282627"},{"key":"S0218126625503736BIB020","first-page":"560","volume":"67","author":"Scotti G.","year":"2020","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"S0218126625503736BIB021","doi-asserted-by":"publisher","DOI":"10.1109\/ICCTICT.2016.7514630"},{"key":"S0218126625503736BIB022","doi-asserted-by":"crossref","unstructured":"S. Badel,  C. Baltaci,  A. Cevrero and  Y. Leblebici ,  Design Example II: High-Speed Multiplexer in Design Automation for Differential MOS Current-Mode Logic Circuits ( Springer, Cham,  2019), pp. 151\u2013156,  https:\/\/www.springer.com\/gp\/book\/978331991 3063.","DOI":"10.1007\/978-3-319-91307-0_7"},{"key":"S0218126625503736BIB023","first-page":"1","author":"Gupta K.","year":"2011","journal-title":"J. Electr. Comput. Eng."},{"key":"S0218126625503736BIB024","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126617501869"},{"key":"S0218126625503736BIB025","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2007.4401856"},{"key":"S0218126625503736BIB026","first-page":"8","volume":"2016","author":"Pandey N.","year":"2016","journal-title":"Act. Passive Electron. Compon. J"},{"key":"S0218126625503736BIB027","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5274960"},{"key":"S0218126625503736BIB028","doi-asserted-by":"publisher","DOI":"10.1109\/ICCTICT.2016.7514646"},{"key":"S0218126625503736BIB029","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-023-02346-x"},{"key":"S0218126625503736BIB030","first-page":"1","volume-title":"2023 7th Int. Conf. on Computing, Commun., Control and Automation (ICCUBEA)","author":"Pandey N.","year":"2023"}],"container-title":["Journal of Circuits, Systems and Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218126625503736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T06:19:44Z","timestamp":1760681984000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/10.1142\/S0218126625503736"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,8]]},"references-count":30,"journal-issue":{"issue":"02","published-print":{"date-parts":[[2026,1,30]]}},"alternative-id":["10.1142\/S0218126625503736"],"URL":"https:\/\/doi.org\/10.1142\/s0218126625503736","relation":{},"ISSN":["0218-1266","1793-6454"],"issn-type":[{"type":"print","value":"0218-1266"},{"type":"electronic","value":"1793-6454"}],"subject":[],"published":{"date-parts":[[2025,7,8]]},"article-number":"2550373"}}