{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T15:58:46Z","timestamp":1696607926637},"reference-count":22,"publisher":"World Scientific Pub Co Pte Lt","issue":"03","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int. J. Bifurcation Chaos"],"published-print":{"date-parts":[[2014,3]]},"abstract":"<jats:p> Chaotic time-delay systems are attractive candidates to generate chaotic dynamics because of their relatively simple system model. The circuit realization of the time-delay part is the main drawback of these systems. In order to overcome this drawback, a chaotic time-delay system which features a binary feedback function is presented. The use of binary feedback function results in a considerably simplified implementation of the time-delay unit based on using a flip-flop chain. Modeling the system thus obtained yields a chaotic sampled-data system. The existence of chaotic dynamics in the introduced sampled-data systems is numerically verified by calculating system Lyapunov exponents and applying a detailed bifurcation analysis. The chaotic attractor of the introduced sampled-data system is verified by the circuit realization of the system. In order to minimize the number of flip-flops in the chain while keeping the system in chaos, the spectrum of Lyapunov exponent versus clock frequency of the flip-flops and a bifurcation parameter is computed. The circuit realization of the introduced sampled-data system includes a relatively simple structure compared to other chaotic time-delay systems and this overcomes the complexity of the circuit implementation of the time-delay block. <\/jats:p>","DOI":"10.1142\/s0218127414500394","type":"journal-article","created":{"date-parts":[[2014,3,25]],"date-time":"2014-03-25T09:36:36Z","timestamp":1395740196000},"page":"1450039","source":"Crossref","is-referenced-by-count":5,"title":["A Chaotic Time-Delay Sampled-Data System and Its Implementation"],"prefix":"10.1142","volume":"24","author":[{"given":"M\u00fc\u015ftak E.","family":"Yal\u00e7in","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Maslak, TR-34469, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramazan","family":"Yeni\u00e7eri","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Maslak, TR-34469, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Serdar","family":"\u00d6zo\u011fuz","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Istanbul Technical University, Istanbul, Maslak, TR-34469, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2014,3,25]]},"reference":[{"key":"rf1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00275162"},{"key":"rf2","volume-title":"Computer Controlled Systems: Theory and Design","author":"Astrom K.","year":"1984"},{"key":"rf3","doi-asserted-by":"publisher","DOI":"10.1142\/S021812740300714X"},{"key":"rf4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107190"},{"key":"rf5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2204114"},{"key":"rf6","doi-asserted-by":"publisher","DOI":"10.1016\/0167-2789(82)90042-2"},{"key":"rf7","doi-asserted-by":"publisher","DOI":"10.1142\/S0218127410027660"},{"key":"rf8","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126610006487"},{"key":"rf9","doi-asserted-by":"publisher","DOI":"10.1063\/1.165982"},{"key":"rf10","first-page":"700","volume":"43","author":"Lu H.","journal-title":"IEEE Trans. Circuits Syst.-I"},{"key":"rf11","first-page":"178","volume":"45","author":"Lu H.","journal-title":"IEEE Trans. Circuits Syst.-I"},{"key":"rf12","first-page":"586","volume":"55","author":"Lu J.-G.","journal-title":"IEEE Trans. Circuits Syst.-II"},{"key":"rf13","doi-asserted-by":"publisher","DOI":"10.1126\/science.267326"},{"key":"rf14","doi-asserted-by":"publisher","DOI":"10.1016\/S0960-0779(02)00372-7"},{"key":"rf15","doi-asserted-by":"publisher","DOI":"10.1016\/0375-9601(95)00208-K"},{"key":"rf16","doi-asserted-by":"publisher","DOI":"10.1007\/s11071-011-9982-9"},{"key":"rf17","doi-asserted-by":"publisher","DOI":"10.1049\/el:20061245"},{"key":"rf18","volume-title":"Analogue IC Design: The Current-Mode Approach","author":"Toumazou C.","year":"1990"},{"key":"rf19","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-7225(01)00060-X"},{"key":"rf20","doi-asserted-by":"publisher","DOI":"10.1049\/el:20063138"},{"key":"rf21","doi-asserted-by":"publisher","DOI":"10.1063\/1.2768403"},{"key":"rf22","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.3448"}],"container-title":["International Journal of Bifurcation and Chaos"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218127414500394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T01:33:34Z","timestamp":1565141614000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218127414500394"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":22,"journal-issue":{"issue":"03","published-online":{"date-parts":[[2014,3,25]]},"published-print":{"date-parts":[[2014,3]]}},"alternative-id":["10.1142\/S0218127414500394"],"URL":"https:\/\/doi.org\/10.1142\/s0218127414500394","relation":{},"ISSN":["0218-1274","1793-6551"],"issn-type":[{"value":"0218-1274","type":"print"},{"value":"1793-6551","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}