{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T22:10:45Z","timestamp":1781907045294,"version":"3.54.5"},"reference-count":24,"publisher":"World Scientific Pub Co Pte Ltd","issue":"15","funder":[{"name":"National Key Research and Development Program of China","award":["2018YFB1306600"],"award-info":[{"award-number":["2018YFB1306600"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61571372"],"award-info":[{"award-number":["61571372"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61672436"],"award-info":[{"award-number":["61672436"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61601376"],"award-info":[{"award-number":["61601376"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int. J. Bifurcation Chaos"],"published-print":{"date-parts":[[2020,12,15]]},"abstract":"<jats:p> The nanoscale implementations of ternary logic circuits are particularly attractive because of high information density and operation speed that can be achieved by using emerging memristor technologies. Memristor is a nanoscale device with nonvolatility and adjustable multilevel states, which creates an intriguing opportunity for the implementation of ternary logic operations. This paper proposes a novel memristor-based design for stateful ternary logic, including AND, OR, NOT, NAND, NOR, and COPY operations. In the proposed memristor ternary logic (MTL) design, the resistance of memristor is the only logic state variable for representing the input and output. By sensing the value of the input memristors, the resistance of the output memristor changes accordingly. Furthermore, the MTL gates are not only capable of performing logic operations, but also storing logic values. To illustrate the potential of the methodology, a single-input-three-output ternary decoder is designed by using the proposed ternary logic circuits. Simulation results verify the effectiveness of the presented design. <\/jats:p>","DOI":"10.1142\/s0218127420502223","type":"journal-article","created":{"date-parts":[[2020,12,10]],"date-time":"2020-12-10T10:44:48Z","timestamp":1607597088000},"page":"2050222","source":"Crossref","is-referenced-by-count":23,"title":["MTL: Memristor Ternary Logic Design"],"prefix":"10.1142","volume":"30","author":[{"given":"Li","family":"Luo","sequence":"first","affiliation":[{"name":"College of Electronic and Information Engineering, Southwest University, Chongqing 400715, P. R. China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhekang","family":"Dong","sequence":"additional","affiliation":[{"name":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou 310018, P. R. China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaofang","family":"Hu","sequence":"additional","affiliation":[{"name":"College of Artificial Intelligence, Southwest University, Chongqing 400715, P. R. China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lidan","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Southwest University, Chongqing 400715, P. R. China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0040-3796","authenticated-orcid":false,"given":"Shukai","family":"Duan","sequence":"additional","affiliation":[{"name":"College of Artificial Intelligence, Southwest University, Chongqing 400715, P. R. China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"219","published-online":{"date-parts":[[2020,12,9]]},"reference":[{"key":"S0218127420502223BIB001","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","volume":"464","author":"Borghetti J.","year":"2010","journal-title":"Nature"},{"key":"S0218127420502223BIB002","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/TCT.1971.1083337","volume":"18","author":"Chua L.","year":"1971","journal-title":"IEEE Trans. Circuit Th."},{"key":"S0218127420502223BIB003","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1016\/j.neucom.2018.04.066","volume":"308","author":"Dong Z.","year":"2018","journal-title":"Neurocomputing"},{"key":"S0218127420502223BIB004","first-page":"1850149-1","volume":"28","author":"Dong Z.","year":"2018","journal-title":"Int. J. Bifurcation and Chaos"},{"key":"S0218127420502223BIB005","doi-asserted-by":"crossref","first-page":"1222","DOI":"10.1109\/TC.1977.1674783","volume":"26","author":"Etiemble D.","year":"1977","journal-title":"IEEE Trans. Comput."},{"key":"S0218127420502223BIB006","first-page":"1","volume-title":"Proc. Int. Conf. Pervasive Computing","author":"Gaikwad V. T.","year":"2015"},{"key":"S0218127420502223BIB007","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1109\/TCSII.2016.2551554","volume":"64","author":"Guckert L.","year":"2017","journal-title":"IEEE Trans. Circuits Syst.-II, Exp. Briefs"},{"key":"S0218127420502223BIB008","doi-asserted-by":"publisher","DOI":"10.1142\/S0218127415300190"},{"key":"S0218127420502223BIB009","doi-asserted-by":"crossref","first-page":"1160","DOI":"10.1109\/TC.1984.1676392","volume":"33","author":"Hurst S. L.","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"S0218127420502223BIB010","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1007\/s10470-016-0733-1","volume":"87","author":"Khalid M.","year":"2016","journal-title":"Analog Integr. Circ. Sign. Process."},{"key":"S0218127420502223BIB011","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/TVLSI.2018.2869761","volume":"27","author":"Khezeli M. R.","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"S0218127420502223BIB012","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1021\/nl203687n","volume":"12","author":"Kim K. H.","year":"2011","journal-title":"Nano Lett."},{"key":"S0218127420502223BIB013","doi-asserted-by":"crossref","first-page":"1813","DOI":"10.1109\/TED.2012.2193129","volume":"59","author":"Kuhn K. J.","year":"2012","journal-title":"IEEE Trans. Electron Dev."},{"key":"S0218127420502223BIB015","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1038\/s41928-018-0115-z","volume":"1","author":"Lastras-Montano M. A.","year":"2018","journal-title":"Nat. Electron."},{"key":"S0218127420502223BIB016","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1038\/s42256-018-0001-4","volume":"1","author":"Li C.","year":"2019","journal-title":"Nat. Mach. Intell."},{"key":"S0218127420502223BIB017","doi-asserted-by":"crossref","first-page":"695","DOI":"10.1109\/TNANO.2014.2316000","volume":"13","author":"Liang J.","year":"2014","journal-title":"IEEE Trans. Nanotechnol."},{"key":"S0218127420502223BIB018","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"Lin S.","year":"2011","journal-title":"IEEE Trans. Nanotechnol."},{"key":"S0218127420502223BIB019","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1049\/iet-cds.2015.0357","volume":"11","author":"Luo L.","year":"2017","journal-title":"IET Circ. Dev. Syst."},{"key":"S0218127420502223BIB020","doi-asserted-by":"crossref","first-page":"1","DOI":"10.2200\/S00065ED1V01Y200709DCS012","volume":"2","author":"Miller D. M.","year":"2007","journal-title":"Synth. Lect. Dig. Circuits Syst."},{"key":"S0218127420502223BIB021","first-page":"1106","volume":"61","author":"Mohammed M. U.","year":"2018","journal-title":"Proc. Int. Midwest Symp. Circuits and Systems"},{"key":"S0218127420502223BIB022","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1038\/s41565-018-0302-0","volume":"14","author":"Pi S.","year":"2019","journal-title":"Nat. Nanotechnol."},{"key":"S0218127420502223BIB023","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1016\/j.mejo.2017.12.008","volume":"72","author":"Soliman N. S.","year":"2018","journal-title":"Microelectr. J."},{"key":"S0218127420502223BIB025","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","volume":"453","author":"Strukov D. B.","year":"2008","journal-title":"Nature"},{"key":"S0218127420502223BIB026","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1109\/TCAD.2017.2695880","volume":"37","author":"Xie L.","year":"2017","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."}],"container-title":["International Journal of Bifurcation and Chaos"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0218127420502223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,10]],"date-time":"2020-12-10T10:44:56Z","timestamp":1607597096000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0218127420502223"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,9]]},"references-count":24,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2020,12,15]]}},"alternative-id":["10.1142\/S0218127420502223"],"URL":"https:\/\/doi.org\/10.1142\/s0218127420502223","relation":{},"ISSN":["0218-1274","1793-6551"],"issn-type":[{"value":"0218-1274","type":"print"},{"value":"1793-6551","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,9]]}}}