{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T12:03:29Z","timestamp":1649073809705},"reference-count":6,"publisher":"World Scientific Pub Co Pte Lt","issue":"04","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Inter. Net."],"published-print":{"date-parts":[[2008,12]]},"abstract":"<jats:p> Network on-Chips (NoC) have emerged as an attractive communication architecture to address the increasing demand for communication in performance-sensitive applications. Employing differentiated services is a widely used approach to support QoS (Quality of Service) by relatively prioritizing traffic in the networks employing connection-less communication mechanisms. In this paper we present an analytical evaluation of the average message latency for wormhole-routed interconnect architectures exploiting a traffic prioritization mechanism to achieve differentiated services-based QoS. To verify the validity of the model we apply the method to the Spidergon NoC and compare the model against the results obtained from a discrete-event simulator developed using OMNET++. <\/jats:p>","DOI":"10.1142\/s0219265908002357","type":"journal-article","created":{"date-parts":[[2009,1,21]],"date-time":"2009-01-21T09:42:38Z","timestamp":1232530958000},"page":"409-423","source":"Crossref","is-referenced-by-count":0,"title":["COMMUNICATION MODELING OF <font>QoS<\/font>-AWARE WORMHOLE-ROUTED <font>NoCs<\/font>"],"prefix":"10.1142","volume":"09","author":[{"given":"MAHMOUD","family":"MOADELI","sequence":"first","affiliation":[{"name":"Department of Computing Science, University of Glasgow, Glasgow, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"WIM","family":"VANDERBAUWHEDE","sequence":"additional","affiliation":[{"name":"School of Computing and Mathematical Sciences, Glasgow Caledonian University, Glasgow, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ALI","family":"SHAHRABI","sequence":"additional","affiliation":[{"name":"School of Computing and Mathematical Sciences, Glasgow Caledonian University, Glasgow, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"219","published-online":{"date-parts":[[2011,11,21]]},"reference":[{"key":"rf3","first-page":"105","author":"Bolotin E.","journal-title":"Journal of Systems Arch"},{"key":"rf4","first-page":"414","author":"Goossens K.","journal-title":"IEEE, Design and Test of Computers"},{"key":"rf13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830919"},{"key":"rf15","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1994.1132"},{"key":"rf17","volume-title":"Queueing Systems Volume II: Computer Applications","author":"Kleinrock L.","year":"1975"},{"key":"rf22","first-page":"36","volume":"22","author":"Karim F.","journal-title":"IEEE Microprocessors"}],"container-title":["Journal of Interconnection Networks"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.worldscientific.com\/doi\/pdf\/10.1142\/S0219265908002357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T03:33:17Z","timestamp":1565148797000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.worldscientific.com\/doi\/abs\/10.1142\/S0219265908002357"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":6,"journal-issue":{"issue":"04","published-online":{"date-parts":[[2011,11,21]]},"published-print":{"date-parts":[[2008,12]]}},"alternative-id":["10.1142\/S0219265908002357"],"URL":"https:\/\/doi.org\/10.1142\/s0219265908002357","relation":{},"ISSN":["0219-2659","1793-6713"],"issn-type":[{"value":"0219-2659","type":"print"},{"value":"1793-6713","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,12]]}}}