{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:04Z","timestamp":1750308904148,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,6,26]],"date-time":"2004-06-26T00:00:00Z","timestamp":1088208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,6,26]]},"DOI":"10.1145\/1006209.1006234","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T15:55:38Z","timestamp":1090338938000},"page":"164-174","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Characterizing a new class of threads in scientific applications for high end supercomputers"],"prefix":"10.1145","author":[{"given":"Arun","family":"Rodrigues","sequence":"first","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Murphy","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Kogge","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keith","family":"Underwood","sequence":"additional","affiliation":[{"name":"Sandia National Lab, Albuquerque, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,6,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Asci purple benchmark codes July 2003. http:\/\/www.llnl.gov\/asci\/purple\/benchmarks\/limited\/code list.html.]]  Asci purple benchmark codes July 2003. http:\/\/www.llnl.gov\/asci\/purple\/benchmarks\/limited\/code list.html.]]"},{"key":"e_1_3_2_1_2_1","unstructured":"Spatial corporate website July 2003. http:\/\/www.spatial.com.]]  Spatial corporate website July 2003. http:\/\/www.spatial.com.]]"},{"key":"e_1_3_2_1_3_1","unstructured":"SPPM general README file July 2003. http:\/\/www.llnl.gov\/asci\/purple\/benchmarks\/limited\/sppm\/sppm.readme.html.]]  SPPM general README file July 2003. http:\/\/www.llnl.gov\/asci\/purple\/benchmarks\/limited\/sppm\/sppm.readme.html.]]"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.216748"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.402.0310"},{"volume-title":"The Tera System","author":"Alverson R.","key":"e_1_3_2_1_6_1","unstructured":"R. Alverson , D. Callahan , D. Cummings , B. Koblenz , A. Porterfield , and B. Smith . The Tera System . Tera Computer Company .]] R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera System. Tera Computer Company.]]"},{"key":"e_1_3_2_1_7_1","volume-title":"Apple Computer Inc","author":"Apple Architecture Performance Groups","year":"2002","unstructured":"Apple Architecture Performance Groups . Computer Hardware Understanding Development Tools 2.0 Reference Guide for MacOS X . Apple Computer Inc , July 2002 .]] Apple Architecture Performance Groups. Computer Hardware Understanding Development Tools 2.0 Reference Guide for MacOS X. Apple Computer Inc, July 2002.]]"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0885"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305234"},{"key":"e_1_3_2_1_11_1","volume-title":"System-Level Implications of Processor-Memory Integration. Proceedings of the 24th International Symposium on Computer Architecture","author":"Burger D.","year":"1997","unstructured":"D. Burger . System-Level Implications of Processor-Memory Integration. Proceedings of the 24th International Symposium on Computer Architecture , June , 1997 .]] D. Burger. System-Level Implications of Processor-Memory Integration. Proceedings of the 24th International Symposium on Computer Architecture, June, 1997.]]"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822749"},{"key":"e_1_3_2_1_13_1","volume-title":"Performance and programming experience on the tera mta","author":"Carter L.","year":"1999","unstructured":"L. Carter , J. Feo , and A. Snavely . Performance and programming experience on the tera mta , 1999 .]] L. Carter, J. Feo, and A. Snavely. Performance and programming experience on the tera mta, 1999.]]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266815"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331589"},{"key":"e_1_3_2_1_16_1","volume-title":"Version 2.0","author":"Karypis G.","year":"1995","unstructured":"G. Karypis and V. Kumar . MeTis: Unstrctured Graph Partitioning and Sparse Matrix Ordering System , Version 2.0 , 1995 .]] G. Karypis and V. Kumar. MeTis: Unstrctured Graph Partitioning and Sparse Matrix Ordering System, Version 2.0, 1995.]]"},{"key":"e_1_3_2_1_17_1","volume-title":"International Conference on Parallel Processing","author":"Kogge P. M.","year":"1994","unstructured":"P. M. Kogge . The execube approach to massively parallel processing . In International Conference on Parallel Processing , 1994 .]] P. M. Kogge. The execube approach to massively parallel processing. In International Conference on Parallel Processing, 1994.]]"},{"key":"e_1_3_2_1_18_1","volume-title":"Processing-In-Memory Based Systems: Performance Evaluation Considerations. In Workshop on Performance Analysis and its Impact on Design held in conjunction with ISCA","author":"Kogge P. M.","year":"1998","unstructured":"P. M. Kogge , J. B. Brockman , and V. Freeh . Processing-In-Memory Based Systems: Performance Evaluation Considerations. In Workshop on Performance Analysis and its Impact on Design held in conjunction with ISCA , Barcelona, Spain , June 27-28, 1998 .]] P. M. Kogge, J. B. Brockman, and V. Freeh. Processing-In-Memory Based Systems: Performance Evaluation Considerations. In Workshop on Performance Analysis and its Impact on Design held in conjunction with ISCA, Barcelona, Spain, June 27-28, 1998.]]"},{"key":"e_1_3_2_1_19_1","volume-title":"3rd International Workshop on Innovative Architectures, Maui High Performance Computer Center","author":"Kogge P. M.","year":"1999","unstructured":"P. M. Kogge , J. B. Brockman , and V. W. Freeh . PIM Architectures to Support Peta ops Level Computation in the HTMT Machine . In 3rd International Workshop on Innovative Architectures, Maui High Performance Computer Center , Maui, HI , November 1-3, 1999 .]] P. M. Kogge, J. B. Brockman, and V. W. Freeh. PIM Architectures to Support Peta ops Level Computation in the HTMT Machine. In 3rd International Workshop on Innovative Architectures, Maui High Performance Computer Center, Maui, HI, November 1-3, 1999.]]"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139702"},{"key":"e_1_3_2_1_21_1","article-title":"Hyper-threading technology architecture and microarchitecture: A hypertext history","author":"Marr D.","year":"2002","unstructured":"D. Marr , F. Binns , D. Hill , G. Hinton , D. Koufaty , J. Miller , and M. Upton . Hyper-threading technology architecture and microarchitecture: A hypertext history . Intel Technology Journal , February 2002 .]] D. Marr, F. Binns, D. Hill, G. Hinton, D. Koufaty, J. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture: A hypertext history. Intel Technology Journal, February 2002.]]","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/857203.858166"},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the Second Workshop on Intelligent Memory Systems, held in conjunction with ASPLOS-IX","author":"Murphy R. C.","year":"2000","unstructured":"R. C. Murphy , P. M. Kogge , and A. A. Rodrigues . The Characterization of Data Intensive Memory Workloads on Distributed PIM Systems . In Proceedings of the Second Workshop on Intelligent Memory Systems, held in conjunction with ASPLOS-IX , Cambridge, MA. ACM Press , November 12-15, 2000 .]] R. C. Murphy, P. M. Kogge, and A. A. Rodrigues. The Characterization of Data Intensive Memory Workloads on Distributed PIM Systems. In Proceedings of the Second Workshop on Intelligent Memory Systems, held in conjunction with ASPLOS-IX, Cambridge, MA. ACM Press, November 12-15, 2000.]]"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1006\/jcph.1995.1039"},{"key":"e_1_3_2_1_27_1","unstructured":"S. J. Plimpton. Lammps web page July 2003. http:\/\/www.cs.sandia.gov\/sjplimp\/lammps.html.]]  S. J. Plimpton. Lammps web page July 2003. http:\/\/www.cs.sandia.gov\/sjplimp\/lammps.html.]]"},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the Eighth SIAM Conference on Parallel Processing for Scientific Computing","author":"Plimpton S. J.","year":"1997","unstructured":"S. J. Plimpton , R. Pollock , and M. Stevens . Particle-mesh ewald and rRESPA for parallel molecular dynamics . In Proceedings of the Eighth SIAM Conference on Parallel Processing for Scientific Computing , Minneapolis, MN , Mar. 1997 .]] S. J. Plimpton, R. Pollock, and M. Stevens. Particle-mesh ewald and rRESPA for parallel molecular dynamics. In Proceedings of the Eighth SIAM Conference on Parallel Processing for Scientific Computing, Minneapolis, MN, Mar. 1997.]]"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822815"},{"key":"e_1_3_2_1_30_1","volume-title":"A Reactive Dissipation Reducing Architecture. Master's thesis","author":"Rodrigues A.","year":"2003","unstructured":"A. Rodrigues . Rudra : A Reactive Dissipation Reducing Architecture. Master's thesis , University of Notre Dame , 2003 .]] A. Rodrigues. Rudra: A Reactive Dissipation Reducing Architecture. Master's thesis, University of Notre Dame, 2003.]]"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68209"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305205"},{"key":"e_1_3_2_1_33_1","first-page":"1556","volume-title":"a. Peter M. Kogge. A processor in memory chip for massively parallel embedded applicatiions","author":"Sunaga T.","year":"1996","unstructured":"T. Sunaga and e. a. Peter M. Kogge. A processor in memory chip for massively parallel embedded applicatiions . pages 1556 -- 1559 , October 1996 .]] T. Sunaga and e. a. Peter M. Kogge. A processor in memory chip for massively parallel embedded applicatiions. pages 1556--1559, October 1996.]]"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822786"},{"key":"e_1_3_2_1_35_1","volume-title":"University of Notre Dame","author":"Zyban V.","year":"2000","unstructured":"V. Zyban . Inherently Lower-Power High-Performance Superscalar Architectures. PhD thesis , University of Notre Dame , March 2000 .]] V. Zyban. Inherently Lower-Power High-Performance Superscalar Architectures. PhD thesis, University of Notre Dame, March 2000.]]"}],"event":{"name":"ICS04: International Conference on Supercomputing 2004","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Malo France","acronym":"ICS04"},"container-title":["Proceedings of the 18th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1006209.1006234","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1006209.1006234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:06Z","timestamp":1750281966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1006209.1006234"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,6,26]]},"references-count":34,"alternative-id":["10.1145\/1006209.1006234","10.1145\/1006209"],"URL":"https:\/\/doi.org\/10.1145\/1006209.1006234","relation":{},"subject":[],"published":{"date-parts":[[2004,6,26]]},"assertion":[{"value":"2004-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}