{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T09:26:39Z","timestamp":1791019599686,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,6,26]],"date-time":"2004-06-26T00:00:00Z","timestamp":1088208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,6,26]]},"DOI":"10.1145\/1006209.1006244","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T15:55:38Z","timestamp":1090338938000},"page":"247-256","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Applications of storage mapping optimization to register promotion"],"prefix":"10.1145","author":[{"given":"Patrick","family":"Carribault","sequence":"first","affiliation":[{"name":"Bull, Les Clayes-sous-Bois and PRiSM, Universit\u00e9 de Versailles"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Albert","family":"Cohen","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Paris-Sud"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2004,6,26]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Morgan and Kaufman","author":"Allen R.","year":"2002","unstructured":"R. Allen and K. Kennedy . Optimizing Compilers for Modern Architectures . Morgan and Kaufman , 2002 . R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures. Morgan and Kaufman, 2002."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/268946.268955"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.1261"},{"key":"e_1_3_2_1_4_1","volume-title":"Ljubjana","author":"Bastoul C.","year":"2003","unstructured":"C. Bastoul . Efficient code generation for automatic parallelization and optimization. In ISPDC'2 IEEE International Symposium on Parallel and Distributed Computing , Ljubjana , Slovenia , Oct. 2003 . C. Bastoul. Efficient code generation for automatic parallelization and optimization. In ISPDC'2 IEEE International Symposium on Parallel and Distributed Computing, Ljubjana, Slovenia, Oct. 2003."},{"key":"e_1_3_2_1_5_1","volume-title":"Workshop on Languages and Compilers for Parallel Computing (LCPC'03)","author":"Bastoul C.","year":"2003","unstructured":"C. Bastoul , A. Cohen , S. Girbal , S. Sharma , and O. Temam . Putting polyhedral loop transformations to work . In Workshop on Languages and Compilers for Parallel Computing (LCPC'03) , LNCS, College Station, Texas , Oct. 2003 . C. Bastoul, A. Cohen, S. Girbal, S. Sharma, and O. Temam. Putting polyhedral loop transformations to work. In Workshop on Languages and Compilers for Parallel Computing (LCPC'03), LNCS, College Station, Texas, Oct. 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1765931.1765962"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301643"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93553"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(96)00108-1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/197320.197366"},{"key":"e_1_3_2_1_11_1","volume-title":"SIAM Conference on Parallel Processing for Scientific Computing","author":"Carter L.","year":"1995","unstructured":"L. Carter , J. Ferrante , and S. F. Hummel . Efficient multiprocessor parallelism via hierarchical tiling . In SIAM Conference on Parallel Processing for Scientific Computing , Feb. 1995 . L. Carter, J. Ferrante, and S. F. Hummel. Efficient multiprocessor parallelism via hierarchical tiling. In SIAM Conference on Parallel Processing for Scientific Computing, Feb. 1995."},{"key":"e_1_3_2_1_12_1","volume-title":"INRIA Futurs","author":"Cohen A.","year":"2004","unstructured":"A. Cohen , S. Girbal , and O. Temam . Facilitating the exploration of compositions of program transformations. Research report 5114 , INRIA Futurs , France , Feb. 2004 . A. Cohen, S. Girbal, and O. Temam. Facilitating the exploration of compositions of program transformations. Research report 5114, INRIA Futurs, France, Feb. 2004."},{"key":"e_1_3_2_1_13_1","first-page":"375","volume-title":"EuroPar'99, number 1685 in LNCS","author":"Cohen A.","year":"1999","unstructured":"A. Cohen and V. Lefebvre . Optimization of storage mappings for parallel programs . In EuroPar'99, number 1685 in LNCS , pages 375 -- 382 , Toulouse, France, Sept . 1999 . Springer-Verlag . A. Cohen and V. Lefebvre. Optimization of storage mappings for parallel programs. In EuroPar'99, number 1685 in LNCS, pages 375--382, Toulouse, France, Sept. 1999. Springer-Verlag."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209947"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1015729001611"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155097"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55406"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1051\/ro\/1988220302431"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407835"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/11596110_24"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/567097.567101"},{"key":"e_1_3_2_1_23_1","volume-title":"Parallel Architectures and Compilation Techniques (PACT'00)","author":"Kisuki T.","year":"2001","unstructured":"T. Kisuki , P. Knijnenburg , K. Gallivan , and M. O'Boyle . The effect of cache models on iterative compilation for combined tiling and unrolling . In Parallel Architectures and Compilation Techniques (PACT'00) . IEEE Computer Society Press , Oct. 2001 . T. Kisuki, P. Knijnenburg, K. Gallivan, and M. O'Boyle. The effect of cache models on iterative compilation for combined tiling and unrolling. In Parallel Architectures and Compilation Techniques (PACT'00). IEEE Computer Society Press, Oct. 2001."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/268946.268956"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258946"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(98)00029-5"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/263699.263719"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/379539.379586"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013535431127"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025117523902"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258943"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/158511.158515"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/233561.233564"},{"key":"e_1_3_2_1_34_1","unstructured":"S. S. Muchnick. Advanced Compiler Design & Implementation. Morgan Kaufmann 1997.   S. S. Muchnick. Advanced Compiler Design & Implementation. Morgan Kaufmann 1997."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/571024"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/762761.762764"},{"key":"e_1_3_2_1_37_1","volume-title":"The Data Parallel Programming Model. Number 1132 in LNCS","author":"Perrin G.-R.","year":"1996","unstructured":"G.-R. Perrin and A. Darte , editors . The Data Parallel Programming Model. Number 1132 in LNCS . Springer-Verlag , 1996 . G.-R. Perrin and A. Darte, editors. The Data Parallel Programming Model. Number 1132 in LNCS. Springer-Verlag, 1996."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/135226.135233"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/365151.365152"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007554627716"},{"key":"e_1_3_2_1_42_1","volume-title":"Hewlett-Packard","author":"Schreiber R.","year":"2000","unstructured":"R. Schreiber , S. Aditya , B. Rau , V. Kathail , S. Mahlke , S. Abraham , and G. Snider . High-level synthesis of nonprogrammable hardware accelerators. Technical report , Hewlett-Packard , May 2000 . R. Schreiber, S. Aditya, B. Rau, V. Kathail, S. Mahlke, S. Abraham, and G. Snider. High-level synthesis of nonprogrammable hardware accelerators. Technical report, Hewlett-Packard, May 2000."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512550"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291015"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378852"},{"key":"e_1_3_2_1_46_1","first-page":"500","volume-title":"6th Workshop on Languages and Compilers for Parallel Computing, number 768 in LNCS","author":"Tu P.","year":"1993","unstructured":"P. Tu and D. Padua . Automatic array privatization . In 6th Workshop on Languages and Compilers for Parallel Computing, number 768 in LNCS , pages 500 -- 521 , Portland, Oregon , Aug. 1993 . P. Tu and D. Padua. Automatic array privatization. In 6th Workshop on Languages and Compilers for Parallel Computing, number 768 in LNCS, pages 500--521, Portland, Oregon, Aug. 1993."},{"key":"e_1_3_2_1_47_1","volume-title":"Proc. Third Workshop on Languages, Compilers and Run-Time Systems for Scalable Computers","author":"Wonnacott D.","year":"1995","unstructured":"D. Wonnacott and W. Pugh . Nonlinear array dependence analysis . In Proc. Third Workshop on Languages, Compilers and Run-Time Systems for Scalable Computers , 1995 . Troy, New York. D. Wonnacott and W. Pugh. Nonlinear array dependence analysis. In Proc. Third Workshop on Languages, Compilers and Run-Time Systems for Scalable Computers, 1995. Troy, New York."}],"event":{"name":"ICS04: International Conference on Supercomputing 2004","location":"Malo France","acronym":"ICS04","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 18th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1006209.1006244","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1006209.1006244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:06Z","timestamp":1750281966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1006209.1006244"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,6,26]]},"references-count":45,"alternative-id":["10.1145\/1006209.1006244","10.1145\/1006209"],"URL":"https:\/\/doi.org\/10.1145\/1006209.1006244","relation":{},"subject":[],"published":{"date-parts":[[2004,6,26]]},"assertion":[{"value":"2004-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}