{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:04Z","timestamp":1750308904258,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,6,26]],"date-time":"2004-06-26T00:00:00Z","timestamp":1088208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,6,26]]},"DOI":"10.1145\/1006209.1006250","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T15:55:38Z","timestamp":1090338938000},"page":"287-297","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Detailed cache coherence characterization for OpenMP benchmarks"],"prefix":"10.1145","author":[{"given":"Jaydeep","family":"Marathe","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anita","family":"Nagarajan","sequence":"additional","affiliation":[{"name":"Intel Technology India Pvt. Ltd., Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Mueller","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,6,26]]},"reference":[{"volume-title":"http:\/\/www.llnl.gov\/asci\/purple","year":"2002","key":"e_1_3_2_1_1_1","unstructured":"Asci purple codes. http:\/\/www.llnl.gov\/asci\/purple , 2002 . Asci purple codes. http:\/\/www.llnl.gov\/asci\/purple, 2002."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/133057.133146"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/223587.223607"},{"key":"e_1_3_2_1_4_1","volume-title":"Supercomputing","author":"Browne S.","year":"2000","unstructured":"S. Browne , J. Dongarra , N. Garner , K. London ,, and P. Mucci . A scalable cross-platform infrastructure for application performance tuning using hardware counters . In Supercomputing , Nov. 2000 . S. Browne, J. Dongarra, N. Garner, K. London,, and P. Mucci. A scalable cross-platform infrastructure for application performance tuning using hardware counters. In Supercomputing, Nov. 2000."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1177\/109434200001400404"},{"key":"e_1_3_2_1_6_1","first-page":"64","volume-title":"Using hardware performance monitors to isolate memory bottlenecks","author":"Buck B. R.","year":"2000","unstructured":"B. R. Buck and J. K. Hollingsworth . Using hardware performance monitors to isolate memory bottlenecks . In ACM, editor, Supercomputing , pages 64 -- 65 , 2000 . B. R. Buck and J. K. Hollingsworth. Using hardware performance monitors to isolate memory bottlenecks. In ACM, editor, Supercomputing, pages 64--65, 2000."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 1991 International Conference on Parallel Processing","author":"Davis H.","year":"1991","unstructured":"H. Davis , S. R. Goldschmidt , and J. Hennessy . Multiprocessor simulation and tracing using tango . In Proceedings of the 1991 International Conference on Parallel Processing , volume II , Software, pages II-99--II-107, Boca Raton, FL , Aug. 1991 . CRC Press. H. Davis, S. R. Goldschmidt, and J. Hennessy. Multiprocessor simulation and tracing using tango. In Proceedings of the 1991 International Conference on Parallel Processing, volume II, Software, pages II-99--II-107, Boca Raton, FL, Aug. 1991. CRC Press."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266828"},{"key":"e_1_3_2_1_10_1","volume-title":"Supercomputing","author":"DeRose L.","year":"2002","unstructured":"L. DeRose , K. Ekanadham , J. K. Hollingsworth , and S. Sbaraglia . SIGMA: A simulator infrastructure to guide memory analysis . In Supercomputing , Nov. 2002 . L. DeRose, K. Ekanadham, J. K. Hollingsworth, and S. Sbaraglia. SIGMA: A simulator infrastructure to guide memory analysis. In Supercomputing, Nov. 2002."},{"key":"e_1_3_2_1_11_1","volume-title":"SIAM Workshop on Object Oriented Methods for Inter-operable Scientific and Engineering Computing","author":"Chow R. D. F. E.","year":"1998","unstructured":"R. D. F. E. Chow , A. J. Cleary . Design of the hypre preconditioner library . In SIAM Workshop on Object Oriented Methods for Inter-operable Scientific and Engineering Computing , Oct. 1998 . R. D. F. E. Chow, A. J. Cleary. Design of the hypre preconditioner library. In SIAM Workshop on Object Oriented Methods for Inter-operable Scientific and Engineering Computing, Oct. 1998."},{"key":"e_1_3_2_1_12_1","volume-title":"Stanford University","author":"Gibson J.","year":"2003","unstructured":"J. Gibson . Memory Profiling on Shared Memory Multiprocessors. PhD thesis , Stanford University , July 2003 . J. Gibson. Memory Profiling on Shared Memory Multiprocessors. PhD thesis, Stanford University, July 2003."},{"key":"e_1_3_2_1_13_1","volume-title":"Laboratory of Physical Chemistry","author":"Gunsteren W.","year":"1988","unstructured":"W. Gunsteren and H. Berendsen . Gromos: Groningen molecular simulation software. Tr , Laboratory of Physical Chemistry , University of Groningen , 1988 . W. Gunsteren and H. Berendsen. Gromos: Groningen molecular simulation software. Tr, Laboratory of Physical Chemistry, University of Groningen, 1988."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"e_1_3_2_1_15_1","volume-title":"The openmp implementations of nas parallel benchmarks and its performance. TR NAS-99-011","author":"Jin H.","year":"1999","unstructured":"H. Jin , M. Frumkin , and J. Yan . The openmp implementations of nas parallel benchmarks and its performance. TR NAS-99-011 , NASA Ames Research Center , Oct. 1999 . H. Jin, M. Frumkin, and J. Yan. The openmp implementations of nas parallel benchmarks and its performance. TR NAS-99-011, NASA Ames Research Center, Oct. 1999."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207142"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380240204"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207163"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.318580"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/244804.244806"},{"key":"e_1_3_2_1_21_1","first-page":"289","volume-title":"International Symposium on Code Generation and Optimization","author":"Marathe J.","year":"2003","unstructured":"J. Marathe , F. Mueller , T. Mohan , B. R. de Supinski , S. A. McKee , and A. Yoo . Metric: Tracking down inefficiencies in the memory hierarchy via binary rewriting . In International Symposium on Code Generation and Optimization , pages 289 -- 300 , Mar. 2003 . J. Marathe, F. Mueller, T. Mohan, B. R. de Supinski, S. A. McKee, and A. Yoo. Metric: Tracking down inefficiencies in the memory hierarchy via binary rewriting. In International Symposium on Code Generation and Optimization, pages 289--300, Mar. 2003."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1005686.1005691"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/133057.133079"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377826"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/645464.653532"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582050"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/88.473612"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/1239928.1239935"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331549"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/645610.660882"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0743-7315(03)00104-7"}],"event":{"name":"ICS04: International Conference on Supercomputing 2004","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Malo France","acronym":"ICS04"},"container-title":["Proceedings of the 18th annual international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1006209.1006250","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1006209.1006250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:26:06Z","timestamp":1750281966000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1006209.1006250"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,6,26]]},"references-count":30,"alternative-id":["10.1145\/1006209.1006250","10.1145\/1006209"],"URL":"https:\/\/doi.org\/10.1145\/1006209.1006250","relation":{},"subject":[],"published":{"date-parts":[[2004,6,26]]},"assertion":[{"value":"2004-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}