{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:37Z","timestamp":1750308217692,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013253","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"50-53","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Impact of technology scaling on energy aware execution cache-based microarchitectures"],"prefix":"10.1145","author":[{"given":"Emil","family":"Talpes","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"Marculescu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"F. Theeuwen and E. Seelen \"Power Reduction Through Clock Gating by Symbolic Manipulation \" in Proceedings of the Workshop on Logic and Architecture Synthesis 1996. F. Theeuwen and E. Seelen \"Power Reduction Through Clock Gating by Symbolic Manipulation \" in Proceedings of the Workshop on Logic and Architecture Synthesis 1996.","DOI":"10.1007\/978-0-387-35311-1_32"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514037"},{"key":"e_1_3_2_1_3_1","unstructured":"J. Kin Gupta Munish and W. H. Mangione-Smith \"The filter cache: an energy efficient memory structure \" in Proceedings of the International Symposium on Microarchitecture pages 142--147 December 1997. J. Kin Gupta Munish and W. H. Mangione-Smith \"The filter cache: an energy efficient memory structure \" in Proceedings of the International Symposium on Microarchitecture pages 142--147 December 1997."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280788"},{"key":"e_1_3_2_1_5_1","unstructured":"INTEL Corp - US Patent US6170038 \"Trace based instruction caching\". INTEL Corp - US Patent US6170038 \"Trace based instruction caching\"."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383085"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"R. Rosner A. Mendelson and R. Ronen \"Filtering Techniques to Improve Trace-Cache Efficiency \" in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques pages 37--48 September 2001. R. Rosner A. Mendelson and R. Ronen \"Filtering Techniques to Improve Trace-Cache Efficiency \" in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques pages 37--48 September 2001.","DOI":"10.1109\/PACT.2001.953286"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383180"},{"key":"e_1_3_2_1_9_1","unstructured":"International Technology Roadmap for Semiconductors 2003 Edition http:\/\/public.itrs.net\/ International Technology Roadmap for Semiconductors 2003 Edition http:\/\/public.itrs.net\/"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360148"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newport Beach California USA","acronym":"ISLPED04"},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013253","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013253"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":12,"alternative-id":["10.1145\/1013235.1013253","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013253","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}