{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T22:38:06Z","timestamp":1776465486576,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013259","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"70-73","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Delay optimal low-power circuit clustering for FPGAs with dual supply voltages"],"prefix":"10.1145","author":[{"given":"Deming","family":"Chen","sequence":"first","affiliation":[{"name":"University of California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Conf. on FPT","author":"Anderson J.","year":"2002","unstructured":"J. Anderson and F. N. Najm , \" Power-Aware Technology Mapping for LUT-Based FPGAs,\" IEEE Intl . Conf. on FPT , 2002 . J. Anderson and F. N. Najm, \"Power-Aware Technology Mapping for LUT-Based FPGAs,\" IEEE Intl. Conf. on FPT, 2002."},{"key":"e_1_3_2_1_2_1","volume-title":"May","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose , \" Cluster-Based Logic Blocks for FPGAs: Area-Efficiency vs. Input sharing and Size,\" CICC , May 1997 . V. Betz and J. Rose, \"Cluster-Based Logic Blocks for FPGAs: Area-Efficiency vs. Input sharing and Size,\" CICC, May 1997."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370567"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871541"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968297"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378532"},{"key":"e_1_3_2_1_7_1","volume-title":"May","author":"Hamada M.","year":"1998","unstructured":"M. Hamada , , \" A Top-down Low Power Design Technique Using Clustered Voltage Scaling with Variable Supply-voltage Scheme,\" CICC , May 1998 . M. Hamada, et al., \"A Top-down Low Power Design Technique Using Clustered Voltage Scaling with Variable Supply-voltage Scheme,\" CICC, May 1998."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280873"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009965"},{"key":"e_1_3_2_1_10_1","first-page":"18","author":"Lawler E.L.","year":"1966","unstructured":"E.L. Lawler , K.N. Levitt , and J. Turner , \"Module Clustering to Minimize Delay in Digital Networks,\" IEEE Transactions on Computers , Vol. C - 18 , No. 1, Jan. 1966 . E.L. Lawler, K.N. Levitt, and J. Turner, \"Module Clustering to Minimize Delay in Digital Networks,\" IEEE Transactions on Computers, Vol. C-18, No. 1, Jan. 1966.","journal-title":"\"Module Clustering to Minimize Delay in Digital Networks,\" IEEE Transactions on Computers"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"e_1_3_2_1_14_1","volume-title":"Nov.","author":"Murgai R.","year":"1991","unstructured":"R. Murgai , R.K. Brayton , and A. Sangiovanni-Vincentelli , \" On Clustering for Minimum Delay\/Area,\" ICCAD , Nov. 1991 . R. Murgai, R.K. Brayton, and A. Sangiovanni-Vincentelli, \"On Clustering for Minimum Delay\/Area,\" ICCAD, Nov. 1991."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164907"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224084"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503058"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.766729"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309873"}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","location":"Newport Beach California USA","acronym":"ISLPED04","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013259","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013259"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":20,"alternative-id":["10.1145\/1013235.1013259","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013259","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}