{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:38Z","timestamp":1750308218058,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013266","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"96-101","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Device optimization for ultra-low power digital sub-threshold operation"],"prefix":"10.1145","author":[{"given":"Bipul C.","family":"Paul","sequence":"first","affiliation":[{"name":"Purdue University, West Lafayette, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, IN"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.974710"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.506774"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19960538"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.802964"},{"key":"e_1_3_2_1_5_1","first-page":"163","volume-title":"Automation and Test in Europe Conference and Exhibition","author":"Kim C. H.","year":"2002"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807414"},{"key":"e_1_3_2_1_7_1","first-page":"85","volume-title":"Symp. on Circuits and Systems","volume":"4","author":"Palumbo G.","year":"2002"},{"key":"e_1_3_2_1_8_1","first-page":"56","volume-title":"Conference on Computer Aided Design, ICCAD-","author":"Cao Y.","year":"2000"},{"key":"e_1_3_2_1_9_1","first-page":"143","article-title":"RT-level Interconnect Optimization in DSM Regime","author":"Katkoori S.","year":"2000","journal-title":"Proc. of VLSI"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"L. Entrena C. Lopez E. Olias E. S. Millan and J. A. Espejo \"Logic Optimization of Unidirectional Circuits with Structural Methods \" in Proc. of On-line Testing Workshop pp. 43--47 2001. L. Entrena C. Lopez E. Olias E. S. Millan and J. A. Espejo \"Logic Optimization of Unidirectional Circuits with Structural Methods \" in Proc. of On-line Testing Workshop pp. 43--47 2001.","DOI":"10.1109\/OLT.2001.937816"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"E. S. Millan L. Entrena and J. A. Espejo \"On the Optimization Power of Redundancy Addition and Removal for Sequential Logic Optimization \" in Proc. of Digital Systems Design pp. 292--299 2001. E. S. Millan L. Entrena and J. A. Espejo \"On the Optimization Power of Redundancy Addition and Removal for Sequential Logic Optimization \" in Proc. of Digital Systems Design pp. 292--299 2001.","DOI":"10.1109\/DSD.2001.952305"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.920822"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344187"},{"volume-title":"New York","year":"1998","author":"Taur Y.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","unstructured":"http:\/\/www-mtl.mit.edu\/Well http:\/\/www-mtl.mit.edu\/Well"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.777152"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.817588"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.55762"}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newport Beach California USA","acronym":"ISLPED04"},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013266","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013266"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":18,"alternative-id":["10.1145\/1013235.1013266","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013266","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}