{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T19:41:41Z","timestamp":1792957301927,"version":"4.5.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013272","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"126-131","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["A way-halting cache for low-energy high-performance systems"],"prefix":"10.1145","author":[{"given":"Chuanjun","family":"Zhang","sequence":"first","affiliation":[{"name":"University of California, Riverside, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frank","family":"Vahid","sequence":"additional","affiliation":[{"name":"University of California, Riverside, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"University of California, Riverside, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Walid","family":"Najjar","sequence":"additional","affiliation":[{"name":"University of California, Riverside, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices http:\/\/www.amd.com.  Advanced Micro Devices http:\/\/www.amd.com."},{"key":"e_1_3_2_1_3_1","unstructured":"Cadence http:\/\/www.cadence.com  Cadence http:\/\/www.cadence.com"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566445"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.476254"},{"key":"e_1_3_2_1_6_1","volume-title":"Computer Architecture: A Quantitative Approach,\" International Student Edition","author":"Hennessy J. L.","year":"2002","unstructured":"J. L. Hennessy and D. A. Patterson , \" Computer Architecture: A Quantitative Approach,\" International Student Edition , third Edition. Morgan Kaufman , 2002 . J. L. Hennessy and D. A. Patterson, \"Computer Architecture: A Quantitative Approach,\" International Student Edition, third Edition. Morgan Kaufman, 2002."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383086"},{"key":"e_1_3_2_1_8_1","unstructured":"http:\/\/www.specbench.org\/osg\/cpu2000\/  http:\/\/www.specbench.org\/osg\/cpu2000\/"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232986"},{"key":"e_1_3_2_1_10_1","volume-title":"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems,\" International Symposium on Microarchitecture","author":"Lee C.","year":"1997","unstructured":"C. Lee , M. Potkonjak and W. Mangione-Smith , \" MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems,\" International Symposium on Microarchitecture , 1997 . C. Lee, M. Potkonjak and W. Mangione-Smith, \"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems,\" International Symposium on Microarchitecture, 1997."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192742"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"e_1_3_2_1_13_1","unstructured":"The MOSIS Service http:\/\/www.mosis.org  The MOSIS Service http:\/\/www.mosis.org"},{"key":"e_1_3_2_1_14_1","volume-title":"Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping,\" International Symposium on Microarchitecture","author":"Powell M.","year":"2001","unstructured":"M. Powell , A. Agarwal , T.N. Vijaykumar , B. Falsafi , and K. Roy , \" Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping,\" International Symposium on Microarchitecture , 2001 . M. Powell, A. Agarwal, T.N. Vijaykumar, B. Falsafi, and K. Roy, \"Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping,\" International Symposium on Microarchitecture, 2001."},{"key":"e_1_3_2_1_15_1","volume-title":"CACTI2.0: An Integrated Cache Timing and Power Model","author":"Reinmann G.","year":"1999","unstructured":"G. Reinmann and N.P. Jouppi . CACTI2.0: An Integrated Cache Timing and Power Model , 1999 . COMPAQ Western Research Lab . G. Reinmann and N.P. Jouppi. CACTI2.0: An Integrated Cache Timing and Power Model, 1999. COMPAQ Western Research Lab."},{"key":"e_1_3_2_1_16_1","unstructured":"S. Segars \"Low power design techniques for microprocessors \" International Solid-State Circuits Conference Tutorial 2001.  S. Segars \"Low power design techniques for microprocessors \" International Solid-State Circuits Conference Tutorial 2001."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325161"},{"key":"e_1_3_2_1_18_1","volume-title":"Dec.","author":"Zhang M.","year":"2000","unstructured":"M. Zhang and K. Asanovic , \" Highly-Associative Caches for Low-Power Processors,\" Kool Chips Workshop, in conjunction with International Symposium on Microarchitecture , Dec. 2000 . M. Zhang and K. Asanovic, \"Highly-Associative Caches for Low-Power Processors,\" Kool Chips Workshop, in conjunction with International Symposium on Microarchitecture, Dec. 2000."}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","location":"Newport Beach California USA","acronym":"ISLPED04","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013272","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013272"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":17,"alternative-id":["10.1145\/1013235.1013272","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013272","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}