{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:01Z","timestamp":1759147141660,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013275","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"138-143","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":37,"title":["Post-layout leakage power minimization based on distributed sleep transistor insertion"],"prefix":"10.1145","author":[{"given":"Pietro","family":"Babighian","sequence":"first","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Universit \u00e1 di Bologna, Bologna, Italy"}]},{"given":"Alberto","family":"Macii","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Torino, Italy"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277180"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/846240.850298"},{"key":"e_1_3_2_1_3_1","first-page":"287","volume-title":"ISQED-03: IEEE International Symposium on Quality of Electronic Design","author":"Lee D.","year":"2003","unstructured":"D. Lee , W. Kwong , D. Blaauw , D. Sylvester , \" Simultaneous Subthreshold and Gate-Oxide Tunneling Leakage Current Analysis in Nanometer CMOS Design ,\" ISQED-03: IEEE International Symposium on Quality of Electronic Design , pp. 287 -- 292 , San Jose, CA , March 2003 . D. Lee, W. Kwong, D. Blaauw, D. Sylvester, \"Simultaneous Subthreshold and Gate-Oxide Tunneling Leakage Current Analysis in Nanometer CMOS Design,\" ISQED-03: IEEE International Symposium on Quality of Electronic Design, pp. 287--292, San Jose, CA, March 2003."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.871328"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514041"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775879"},{"key":"e_1_3_2_1_9_1","unstructured":"Cadence Design Systems BuildGates Extreme www.cadence.com  Cadence Design Systems BuildGates Extreme www.cadence.com"},{"key":"e_1_3_2_1_10_1","first-page":"720","volume-title":"IEEE Design Automation and Test in Europe","author":"Babighian P.","year":"2004","unstructured":"P. Babighian , L. Benini , E. Macii , \" Sizing and Characterization of Leakage-Control Cells for Layout-Aware Distributed Power Gating ,\" DATE-04 : IEEE Design Automation and Test in Europe , pp. 720 -- 721 , Paris, France , February 2004 . P. Babighian, L. Benini, E. Macii, \"Sizing and Characterization of Leakage-Control Cells for Layout-Aware Distributed Power Gating,\" DATE-04: IEEE Design Automation and Test in Europe, pp. 720--721, Paris, France, February 2004."}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newport Beach California USA","acronym":"ISLPED04"},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013275","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013275","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013275"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":10,"alternative-id":["10.1145\/1013235.1013275","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013275","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}