{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:43:20Z","timestamp":1767339800545,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013282","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"174-179","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":62,"title":["Dynamic voltage and frequency scaling based on workload decomposition"],"prefix":"10.1145","author":[{"given":"Kihwan","family":"Choi","sequence":"first","affiliation":[{"name":"University of Southern California, Los Angeles, CA"}]},{"given":"Ramakrishna","family":"Soma","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Developer manual: \"Intel 80200 Processor Based on Intel XScale Microarchitecture \" http:\/\/developer.intel.com\/design\/iio\/manuals\/273411.htm]]  Developer manual: \"Intel 80200 Processor Based on Intel XScale Microarchitecture \" http:\/\/developer.intel.com\/design\/iio\/manuals\/273411.htm]]"},{"key":"e_1_3_2_1_2_1","unstructured":"\"Cruso SE Processor TM5800 Data Book v2.1 \" http:\/\/www.transmeta.com\/everywhere\/products\/embedded\/embedded_sefamily.html]]  \"Cruso SE Processor TM5800 Data Book v2.1 \" http:\/\/www.transmeta.com\/everywhere\/products\/embedded\/embedded_sefamily.html]]"},{"key":"e_1_3_2_1_3_1","unstructured":"User's manual: \"Intel XScale Microarchitecture for the PXA255 Processor\" http:\/\/www.intel.com\/design\/pca\/applicationsprocessors \/manuals\/278796.htm]]  User's manual: \"Intel XScale Microarchitecture for the PXA255 Processor\" http:\/\/www.intel.com\/design\/pca\/applicationsprocessors \/manuals\/278796.htm]]"},{"key":"e_1_3_2_1_4_1","unstructured":"F. Yao A. Demers and S. Shenker \" A scheduling model for reduced CPU energy \" IEEE Annual Foundations of Computer Science 1995 pp.374--382.]]   F. Yao A. Demers and S. Shenker \" A scheduling model for reduced CPU energy \" IEEE Annual Foundations of Computer Science 1995 pp.374--382.]]"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309901"},{"key":"e_1_3_2_1_6_1","first-page":"178","author":"Hong I.","year":"1998","journal-title":"of the 19th IEEE Real-Time Systems Symposium"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280894"},{"key":"e_1_3_2_1_8_1","first-page":"782","author":"Quan G.","year":"2002","journal-title":"of Design Automation and Test in Europe"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378551"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368693"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"C. Hsu and U. Kremer \"Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches \" Proc. of Workshop on Power-Aware Computer Systems February 2002.]]   C. Hsu and U. Kremer \"Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches \" Proc. of Workshop on Power-Aware Computer Systems February 2002.]]","DOI":"10.1007\/3-540-36612-1_13"},{"key":"e_1_3_2_1_13_1","unstructured":"D. Marculescu \"On the use of microarchitecture-driven dynamic voltage scaling \" Workshop on Complexity-Effective Design 2000.]]  D. Marculescu \"On the use of microarchitecture-driven dynamic voltage scaling \" Workshop on Complexity-Effective Design 2000.]]"},{"key":"e_1_3_2_1_14_1","unstructured":"S. Ghiasi J. Casmira and D. Grunwald \"Using IPC variation in workloads with externally specified rates to reduce power consumption \" Workshop on Complexity Effective Design 2000.]]  S. Ghiasi J. Casmira and D. Grunwald \"Using IPC variation in workloads with externally specified rates to reduce power consumption \" Workshop on Complexity Effective Design 2000.]]"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"A. Weissel and F. Bellosa \"Process Cruise Control \" CASES 2002 October 2002 Grenoble France.]]  A. Weissel and F. Bellosa \"Process Cruise Control \" CASES 2002 October 2002 Grenoble France.]]","DOI":"10.1145\/581630.581668"},{"volume-title":"Automation and Test in Europe","year":"2004","author":"Choi K.","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","unstructured":"http:\/\/www.applieddata.net\/products_bitsyX.asp]]  http:\/\/www.applieddata.net\/products_bitsyX.asp]]"},{"key":"e_1_3_2_1_18_1","unstructured":"J. Hennessy and D. Patterson \"Computer Architecture -- A Quantitative Approach \" Morgan Kaufmann Publishers Inc. 1996.]]   J. Hennessy and D. Patterson \"Computer Architecture -- A Quantitative Approach \" Morgan Kaufmann Publishers Inc. 1996.]]"},{"key":"e_1_3_2_1_19_1","unstructured":"Developer's manual: \"Intel XScale Microarchitecture for the PXA255 Processor\" http:\/\/www.intel.com\/design\/pca\/applications processors \/manuals\/278693.htm]]  Developer's manual: \"Intel XScale Microarchitecture for the PXA255 Processor\" http:\/\/www.intel.com\/design\/pca\/applications processors \/manuals\/278693.htm]]"},{"key":"e_1_3_2_1_20_1","unstructured":"http:\/\/www.eecs.umich.edu\/mibench]]  http:\/\/www.eecs.umich.edu\/mibench]]"},{"key":"e_1_3_2_1_21_1","unstructured":"http:\/\/download.micron.com\/pdf\/datasheets\/dram\/sdram\/256MSDRAM_G.pdf]]  http:\/\/download.micron.com\/pdf\/datasheets\/dram\/sdram\/256MSDRAM_G.pdf]]"},{"key":"e_1_3_2_1_22_1","unstructured":"http:\/\/www.instrument.com\/pci\/udas.asp]]  http:\/\/www.instrument.com\/pci\/udas.asp]]"}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newport Beach California USA","acronym":"ISLPED04"},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013282","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013282"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":21,"alternative-id":["10.1145\/1013235.1013282","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013282","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}