{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:37Z","timestamp":1750308217700,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013285","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"188-193","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Approaches to run-time and standby mode leakage reduction in global buses"],"prefix":"10.1145","author":[{"given":"Rahul","family":"Rao","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Kanak","family":"Agarwal","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Richard","family":"Brown","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Kevin","family":"Nowka","sequence":"additional","affiliation":[{"name":"Austin Research Laboratories, IBM, Austin, TX"}]},{"given":"Sani","family":"Nassif","sequence":"additional","affiliation":[{"name":"Austin Research Laboratories, IBM, Austin, TX"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"volume-title":"http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm","year":"2001","key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors , http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm , 2001 . International Technology Roadmap for Semiconductors, http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm, 2001."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300073"},{"key":"e_1_3_2_1_3_1","volume-title":"http:\/\/www.src.org\/prg_mgmt\/frontier.dgw","author":"Cong J.","year":"1997","unstructured":"J. Cong , \"Challenges and oppurtunities for design innovations in nanometer technologies,\" SRC working papers , http:\/\/www.src.org\/prg_mgmt\/frontier.dgw , 1997 . J. Cong, \"Challenges and oppurtunities for design innovations in nanometer technologies,\" SRC working papers, http:\/\/www.src.org\/prg_mgmt\/frontier.dgw, 1997."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.673643"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.54"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640014"},{"key":"e_1_3_2_1_7_1","first-page":"152","volume-title":"ASIC\/SOC Conf.","author":"DSM","year":"2001","unstructured":"DSM repeater insertion : satisfying delay constraints while minimizing area and power,\" 14th IEEE Intl . ASIC\/SOC Conf. , pp. 152 -- 156 , 2001 . DSM repeater insertion: satisfying delay constraints while minimizing area and power,\" 14th IEEE Intl. ASIC\/SOC Conf., pp. 152--156, 2001."},{"key":"e_1_3_2_1_8_1","first-page":"53","article-title":"Transition-aware global signaling (TAGS)","author":"Kaul H.","year":"2002","unstructured":"H. Kaul and D. Sylvester , \" Transition-aware global signaling (TAGS) ,\" ISQED , pp. 53 -- 59 , 2002 . H. Kaul and D. Sylvester, \"Transition-aware global signaling (TAGS),\" ISQED, pp. 53--59, 2002.","journal-title":"ISQED"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"e_1_3_2_1_11_1","first-page":"40","article-title":"A new techniques for standby leakage reduction in high-performance circuits","author":"Ye Y.","year":"1998","unstructured":"Y. Ye , S. Borkar and V. De , \" A new techniques for standby leakage reduction in high-performance circuits ,\" Symp. on VLSI Circuits , pp. 40 -- 41 , 1998 . Y. Ye, S. Borkar and V. De, \"A new techniques for standby leakage reduction in high-performance circuits,\" Symp. on VLSI Circuits, pp. 40--41, 1998.","journal-title":"Symp. on VLSI Circuits"},{"key":"e_1_3_2_1_12_1","first-page":"31","volume-title":"Conf. on VLSI Design","author":"Duarte D.","year":"2002","unstructured":"D. Duarte , \"Evaluating run-time techniques for leakage power reduction,\" 15th Intl . Conf. on VLSI Design , pp. 31 -- 38 , 2002 . D. Duarte, \"Evaluating run-time techniques for leakage power reduction,\" 15th Intl. Conf. on VLSI Design, pp. 31--38, 2002."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871538"},{"key":"e_1_3_2_1_14_1","first-page":"475","article-title":"A gate-level leakage power reduction method for ultra-low-power CMOS circuits","author":"Halter J.","year":"1997","unstructured":"J. Halter and F. Najm , \" A gate-level leakage power reduction method for ultra-low-power CMOS circuits ,\" CICC , pp. 475 -- 478 , 1997 . J. Halter and F. Najm, \"A gate-level leakage power reduction method for ultra-low-power CMOS circuits,\" CICC, pp. 475--478, 1997.","journal-title":"CICC"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309976"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"e_1_3_2_1_18_1","first-page":"227","article-title":"High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness","author":"Sirisantana N.","year":"2000","unstructured":"N. Sirisantana , W. Lei , and K. Roy , \" High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness ,\" ICCD , pp. 227 -- 232 , 2000 . N. Sirisantana, W. Lei, and K. Roy, \"High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness,\" ICCD, pp. 227--232, 2000.","journal-title":"ICCD"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.556151"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871548"},{"key":"e_1_3_2_1_21_1","first-page":"313","article-title":"al, \"Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies","author":"Rao R.","year":"2003","unstructured":"R. Rao , et. al, \"Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies ,\" ESSCIRC , pp. 313 -- 316 , 2003 . R. Rao, et.al, \"Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies,\" ESSCIRC, pp. 313--316, 2003.","journal-title":"ESSCIRC"},{"key":"e_1_3_2_1_22_1","first-page":"78","article-title":"al, \"Static pulsed buses for on-chip interconnects","author":"Khellal M.","year":"2002","unstructured":"M. Khellal , et. al, \"Static pulsed buses for on-chip interconnects ,\" Symp. on VLSI Circuits , pp. 78 -- 79 , 2002 . M. Khellal, et.al, \"Static pulsed buses for on-chip interconnects,\" Symp. on VLSI Circuits, pp. 78--79, 2002.","journal-title":"Symp. on VLSI Circuits"},{"key":"e_1_3_2_1_23_1","first-page":"581","volume-title":"AFIPS Proc. Spring Joint Comp. Conf","volume":"34","author":"Cotten L.","year":"1969","unstructured":"L. Cotten , AFIPS Proc. Spring Joint Comp. Conf , vol. 34 , pp. 581 -- 586 , 1969 . L. Cotten, AFIPS Proc. Spring Joint Comp. Conf, vol. 34, pp. 581--586, 1969."},{"key":"e_1_3_2_1_24_1","first-page":"407","volume-title":"et.al","author":"Khare M.","year":"2002","unstructured":"M. Khare , et.al , IEEE IEDM , pp. 407 -- 410 , 2002 . M. Khare, et.al, IEEE IEDM, pp. 407--410, 2002."}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newport Beach California USA","acronym":"ISLPED04"},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013285","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013285","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013285"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":24,"alternative-id":["10.1145\/1013235.1013285","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013285","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}