{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:27:58Z","timestamp":1762032478562,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013287","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"200-205","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":37,"title":["A new algorithm for improved VDD assignment in low power dual VDD systems"],"prefix":"10.1145","author":[{"given":"Sarvesh H.","family":"Kulkarni","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashish N.","family":"Srivastava","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.953496"},{"key":"e_1_3_2_1_3_1","first-page":"463","article-title":"Automated low-power technique exploiting multiple supply voltages applied to a media processor","author":"Usami K.","year":"1998","unstructured":"K. Usami , M. Igarashi , F. Minami , M. Ishikawa , M. Ichida and K. Nogami , \" Automated low-power technique exploiting multiple supply voltages applied to a media processor ,\" IEEE JSSC , pp. 463 -- 472 , Mar. 1998 . K. Usami, M. Igarashi, F. Minami, M. Ishikawa, M. Ichida and K. Nogami, \"Automated low-power technique exploiting multiple supply voltages applied to a media processor,\" IEEE JSSC, pp. 463--472, Mar. 1998.","journal-title":"IEEE JSSC"},{"key":"e_1_3_2_1_4_1","first-page":"151","volume-title":"International Symposium on System-on-Chip","author":"Bai M.R.","year":"2003","unstructured":"M.R. Bai and D. Sylvester , \" Analysis and design of level converting flip-flops for dual-Vdd\/Vth integrated circuits,\" Proc . International Symposium on System-on-Chip , pp. 151 -- 154 , 2003 . M.R. Bai and D. Sylvester, \"Analysis and design of level converting flip-flops for dual-Vdd\/Vth integrated circuits,\" Proc. International Symposium on System-on-Chip, pp. 151--154, 2003."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871547"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929730"},{"key":"e_1_3_2_1_8_1","first-page":"1772","article-title":"A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme","author":"Takahashi M.","year":"1998","unstructured":"M. Takahashi , M. Hamada , T. Nishikawa , H. Arakida , T. Fujita , F. Hatori , , \" A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme ,\" IEEE JSSC , pp. 1772 -- 1780 , Nov. 1998 . M. Takahashi, M. Hamada, T. Nishikawa, H. Arakida, T. Fujita, F. Hatori, et al., \"A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme,\" IEEE JSSC, pp. 1772--1780, Nov. 1998.","journal-title":"IEEE JSSC"},{"key":"e_1_3_2_1_9_1","first-page":"652","article-title":"Low-power CMOS digital design with dual embedded adaptive power supplies","author":"Kuroda T.","year":"2000","unstructured":"T. Kuroda and M. Hamada , \" Low-power CMOS digital design with dual embedded adaptive power supplies ,\" IEEE JSSC , pp. 652 -- 655 , Apr. 2000 . T. Kuroda and M. Hamada, \"Low-power CMOS digital design with dual embedded adaptive power supplies,\" IEEE JSSC, pp. 652--655, Apr. 2000.","journal-title":"IEEE JSSC"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119851"},{"key":"e_1_3_2_1_11_1","first-page":"109","article-title":"System-level performance modeling with BACPAC -- Berkeley advanced chip performance calculator","author":"Sylvester D.","year":"1999","unstructured":"D. Sylvester and K. Keutzer , \" System-level performance modeling with BACPAC -- Berkeley advanced chip performance calculator ,\" International Workshop on System-Level Interconnect Prediction (workshop notes) , pp. 109 -- 114 , 1999 . D. Sylvester and K. Keutzer, \"System-level performance modeling with BACPAC -- Berkeley advanced chip performance calculator,\" International Workshop on System-Level Interconnect Prediction (workshop notes), pp. 109--114, 1999.","journal-title":"International Workshop on System-Level Interconnect Prediction (workshop notes)"},{"key":"e_1_3_2_1_12_1","first-page":"695","volume-title":"ISCAS","author":"Brglez F.","year":"1985","unstructured":"F. Brglez and H. Fujiwara , \" A neural netlist of 10 combinational benchmark circuits and a target translator in Fortran,\" Proc . ISCAS , pp. 695 -- 698 , May 1985 . F. Brglez and H. Fujiwara, \"A neural netlist of 10 combinational benchmark circuits and a target translator in Fortran,\" Proc. ISCAS, pp. 695--698, May 1985."},{"key":"e_1_3_2_1_13_1","first-page":"326","volume-title":"ICCAD","author":"Fishburn J.","year":"1985","unstructured":"J. Fishburn and A. Dunlop , \" TILOS: a posynomial programming approach to transistor sizing,\" Proc . ICCAD , pp. 326 -- 328 , 1985 . J. Fishburn and A. Dunlop, \"TILOS: a posynomial programming approach to transistor sizing,\" Proc. ICCAD, pp. 326--328, 1985."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996777"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833667"}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newport Beach California USA","acronym":"ISLPED04"},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013287","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013287"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":15,"alternative-id":["10.1145\/1013235.1013287","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013287","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}