{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T10:15:33Z","timestamp":1790936133229,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013290","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"212-217","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Microarchitectural power modeling techniques for deep sub-micron microprocessors"],"prefix":"10.1145","author":[{"given":"Nam Sung","family":"Kim","sequence":"first","affiliation":[{"name":"Intel Labs, Hillsboro, OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taeho","family":"Kgil","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Todd","family":"Austin","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339659"},{"key":"e_1_3_2_1_5_1","volume-title":"Symp. on Microarchitecture","author":"Cai G.","year":"1999","unstructured":"G. Cai Tutorial in conjunction with the 32nd Int . Symp. on Microarchitecture , Nov 1999 . G. Cai et al., \"Architectural Level Power\/Performance Optimization and Dynamic Power Estimation,\" Cool Chips Tutorial in conjunction with the 32nd Int. Symp. on Microarchitecture, Nov 1999."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240651"},{"key":"e_1_3_2_1_8_1","unstructured":"Nam Sung Kim T. Austin T. Mudge D. Grunwald \"Challenges for Architectural Level Power Modeling in Power Aware Computing \" Kluwer Academic Publishers Boston MA 2001.  Nam Sung Kim T. Austin T. Mudge D. Grunwald \"Challenges for Architectural Level Power Modeling in Power Aware Computing \" Kluwer Academic Publishers Boston MA 2001."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_3_2_1_10_1","volume-title":"Modeling Microprocessor Performance,\" Kluwer Academic Publishers","author":"Geuskens B.","year":"1988","unstructured":"B. Geuskens , , \" Modeling Microprocessor Performance,\" Kluwer Academic Publishers , 1988 . B. Geuskens, et al., \"Modeling Microprocessor Performance,\" Kluwer Academic Publishers, 1988."},{"key":"e_1_3_2_1_11_1","unstructured":"The MOSIS Service. http:\/\/www.mosis.com.  The MOSIS Service. http:\/\/www.mosis.com."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.503928"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.386219"},{"key":"e_1_3_2_1_14_1","article-title":"HSS: A High-Speed Simulator","author":"Brazilai Z.","year":"1987","unstructured":"Z. Brazilai , \" HSS: A High-Speed Simulator ,\" IEEE Trans. on CAD\/ICAS , July 1987 . Z. Brazilai et al., \"HSS: A High-Speed Simulator,\" IEEE Trans. on CAD\/ICAS, July 1987.","journal-title":"IEEE Trans. on CAD\/ICAS"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37889"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277226"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"e_1_3_2_1_18_1","volume-title":"Low-Power CMOS VLSI Circuit Design,\" Wiley Interscience publication","author":"Roy K.","year":"2000","unstructured":"K. Roy and S. Prasad , \" Low-Power CMOS VLSI Circuit Design,\" Wiley Interscience publication , 2000 . K. Roy and S. Prasad, \"Low-Power CMOS VLSI Circuit Design,\" Wiley Interscience publication, 2000."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_20_1","unstructured":"Standard Performance Evaluation Corporation. http:\/\/www.specbench.org.  Standard Performance Evaluation Corporation. http:\/\/www.specbench.org."},{"key":"e_1_3_2_1_21_1","unstructured":"Intel 875 Chipset Datasheet -- Platform Design Guide ftp:\/\/download.intel.com\/design\/chipsets\/datashts\/25252703.pdf.  Intel 875 Chipset Datasheet -- Platform Design Guide ftp:\/\/download.intel.com\/design\/chipsets\/datashts\/25252703.pdf."},{"key":"e_1_3_2_1_22_1","unstructured":"Microstrip Impedance Calculator http:\/\/www.emclab.umr.edu\/pcbtlc2\/microstrip.html  Microstrip Impedance Calculator http:\/\/www.emclab.umr.edu\/pcbtlc2\/microstrip.html"},{"key":"e_1_3_2_1_23_1","unstructured":"Intel 875 Chipset Datasheet ftp:\/\/download.intel.com\/design\/chipsets\/datashts\/25252501.pdf.  Intel 875 Chipset Datasheet ftp:\/\/download.intel.com\/design\/chipsets\/datashts\/25252501.pdf."},{"key":"e_1_3_2_1_24_1","volume-title":"Low-Power Digital VLSI Design: Circuit and Systems,\" Kluwer Academic Publishers","author":"Bellaouar A.","year":"1996","unstructured":"A. Bellaouar , \" Low-Power Digital VLSI Design: Circuit and Systems,\" Kluwer Academic Publishers , 1996 . A. Bellaouar et al., \"Low-Power Digital VLSI Design: Circuit and Systems,\" Kluwer Academic Publishers, 1996."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313860"},{"key":"e_1_3_2_1_26_1","volume-title":"ISSCC Digest and Visuals Supplements","author":"Preston R.","year":"2002","unstructured":"R. Preston RISC microprocessor with simultaneous multithreading , ISSCC Digest and Visuals Supplements , Feb. 2002 . R. Preston et al, \"Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading, ISSCC Digest and Visuals Supplements, Feb. 2002."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545218"},{"key":"e_1_3_2_1_28_1","volume-title":"Symp. on Microarchitecture","author":"Manne S.","year":"1999","unstructured":"S. Manne Tutorial in conjunction with the 32nd Int . Symp. on Microarchitecture , Nov 1999 . S. Manne et al., \"An Industrial Perspective on Low Power Processor Design,\" Cool Chips Tutorial in conjunction with the 32nd Int. Symp. on Microarchitecture, Nov 1999."}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","location":"Newport Beach California USA","acronym":"ISLPED04","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013290","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013290"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":27,"alternative-id":["10.1145\/1013235.1013290","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013290","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}