{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:38Z","timestamp":1750308218350,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,8,9]],"date-time":"2004-08-09T00:00:00Z","timestamp":1092009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,8,9]]},"DOI":"10.1145\/1013235.1013310","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"301-306","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["The design of a low power asynchronous multiplier"],"prefix":"10.1145","author":[{"given":"Yijun","family":"Liu","sequence":"first","affiliation":[{"name":"The University of Manchester, Manchester, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Furber","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,8,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878304"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3530-7","volume-title":"Designing CMOS Circuits for Low Power","author":"Soudris D.","year":"2002","unstructured":"D. Soudris , C. Piguet and C. Goutis (eds). Designing CMOS Circuits for Low Power . Kluwer academic publishers, 2002 . D. Soudris, C. Piguet and C. Goutis (eds). Designing CMOS Circuits for Low Power. Kluwer academic publishers, 2002."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2325-3","volume-title":"Low Power Digital CMOS Design","author":"Chandrakasan A. P.","year":"1995","unstructured":"A. P. Chandrakasan and R. W. Brodersen . Low Power Digital CMOS Design . Kluwer academic publishers, 1995 . A. P. Chandrakasan and R. W. Brodersen. Low Power Digital CMOS Design. Kluwer academic publishers, 1995."},{"key":"e_1_3_2_1_4_1","volume-title":"Low-Power CMOS Design, A. Chandrakasan and R. Brodersen (eds)","author":"Callaway T.","year":"1998","unstructured":"T. Callaway and E. Swartzlander . The Power Consumption of CMOS Adders and Multipliers , in Low-Power CMOS Design, A. Chandrakasan and R. Brodersen (eds) , IEEE Press , 1998 . T. Callaway and E. Swartzlander. The Power Consumption of CMOS Adders and Multipliers, in Low-Power CMOS Design, A. Chandrakasan and R. Brodersen (eds), IEEE Press, 1998."},{"key":"e_1_3_2_1_5_1","unstructured":"L. Bisdounis D. Gouvetas and O. Koufopavlou. Circuit Techniques for Reducing Power Consumption in Adders and Multipliers in {2}.  L. Bisdounis D. Gouvetas and O. Koufopavlou. Circuit Techniques for Reducing Power Consumption in Adders and Multipliers in {2}."},{"key":"e_1_3_2_1_6_1","volume-title":"Computer Architecture --- A Quantitative Approach","author":"Hennessy J.","year":"2003","unstructured":"J. Hennessy and D. A. Patterson . Computer Architecture --- A Quantitative Approach , Third Edition. Morgan Kaufmann Publishers , 2003 . J. Hennessy and D. A. Patterson. Computer Architecture --- A Quantitative Approach, Third Edition. Morgan Kaufmann Publishers, 2003."},{"key":"e_1_3_2_1_7_1","volume-title":"Computer Arithmatic Systems: Algorithms, Architecture and Implementation","author":"Omondi R.","year":"1994","unstructured":"Amos. R. Omondi . Computer Arithmatic Systems: Algorithms, Architecture and Implementation . Prentice Hall , 1994 . Amos. R. Omondi. Computer Arithmatic Systems: Algorithms, Architecture and Implementation. Prentice Hall, 1994."},{"key":"e_1_3_2_1_8_1","volume-title":"SPIM: a pipelined 64 x 64-bit iterative multiplier","author":"Santoro M.","year":"1989","unstructured":"M. Santoro . SPIM: a pipelined 64 x 64-bit iterative multiplier , IEEE Journal of Solid-State Circuits , 1989 . M. Santoro. SPIM: a pipelined 64 x 64-bit iterative multiplier, IEEE Journal of Solid-State Circuits, 1989."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263337"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.914617"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1942099"},{"key":"e_1_3_2_1_14_1","volume-title":"Brackenbury. Reconfigurable Latch Controllers for Low Power Asynchronous Circuits. Proceedings of Async99","author":"Lewis M.","year":"1999","unstructured":"M. Lewis , J.D. Garside , L.E. M. Brackenbury. Reconfigurable Latch Controllers for Low Power Asynchronous Circuits. Proceedings of Async99 , April 1999 . M. Lewis, J.D. Garside, L.E.M. Brackenbury. Reconfigurable Latch Controllers for Low Power Asynchronous Circuits. Proceedings of Async99, April 1999."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.502196"},{"key":"e_1_3_2_1_16_1","author":"Stojanovic V.","year":"1999","unstructured":"V. Stojanovic and V.G. Oklobdzija . Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE Journal of Solid-State Circuits , April 1999 . V. Stojanovic and V.G. Oklobdzija. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE Journal of Solid-State Circuits, April 1999.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_17_1","volume-title":"Power Driven Microarchitecture Workshop at ISC98","author":"Zyuban V.","year":"1998","unstructured":"V. Zyuban and P. Kogge , Split Register File Architectures for Inherently Low Power Microprocessor , Power Driven Microarchitecture Workshop at ISC98 , June 1998 . V. Zyuban and P. Kogge, Split Register File Architectures for Inherently Low Power Microprocessor, Power Driven Microarchitecture Workshop at ISC98, June 1998."}],"event":{"name":"ISLPED04: International Symposium on Low Power Electronics and Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Newport Beach California USA","acronym":"ISLPED04"},"container-title":["Proceedings of the 2004 international symposium on Low power electronics and design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013310","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1013235.1013310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:14Z","timestamp":1750264274000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1013235.1013310"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8,9]]},"references-count":16,"alternative-id":["10.1145\/1013235.1013310","10.1145\/1013235"],"URL":"https:\/\/doi.org\/10.1145\/1013235.1013310","relation":{},"subject":[],"published":{"date-parts":[[2004,8,9]]},"assertion":[{"value":"2004-08-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}