{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T06:01:21Z","timestamp":1767852081889,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016583","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"28-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":50,"title":["Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration"],"prefix":"10.1145","author":[{"given":"Michael","family":"Huebner","sequence":"first","affiliation":[{"name":"University Karlsruhe (TH), Germany"}]},{"given":"Tobias","family":"Becker","sequence":"additional","affiliation":[{"name":"University Karlsruhe (TH), Germany"}]},{"given":"Juergen","family":"Becker","sequence":"additional","affiliation":[{"name":"University Karlsruhe (TH), Germany"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"J. Becker M. Huebner M. Ullmann: \"Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-offs and Limitations\" SBCCI03 Sao Paulo Sep. 03   J. Becker M. Huebner M. Ullmann: \"Power Estimation and Power Measurement of Xilinx Virtex FPGAs: Trade-offs and Limitations\" SBCCI03 Sao Paulo Sep. 03"},{"key":"e_1_3_2_1_2_1","unstructured":"J. Becker M. Huebner M. Ullmann: \"Real-Time Dynamically Run-Time Reconfiguration for Power-\/Cost-optimized Virtex FPGA Realizations\" VLSI03 Darmstadt Sep. 03  J. Becker M. Huebner M. Ullmann: \"Real-Time Dynamically Run-Time Reconfiguration for Power-\/Cost-optimized Virtex FPGA Realizations\" VLSI03 Darmstadt Sep. 03"},{"key":"e_1_3_2_1_3_1","unstructured":"L. Benini G. De Micheli: \"Networks on Chip: A New Paradigm for Systems on Chip Design\" Date 02 March 3 7 Paris France   L. Benini G. De Micheli: \"Networks on Chip: A New Paradigm for Systems on Chip Design\" Date 02 March 3 7 Paris France"},{"key":"e_1_3_2_1_4_1","unstructured":"B. Blodget S. McMillan: \"A lightweight approach for embedded reconfiguration of FPGAs\" Date03 Munich Germany   B. Blodget S. McMillan: \"A lightweight approach for embedded reconfiguration of FPGAs\" Date03 Munich Germany"},{"key":"e_1_3_2_1_5_1","unstructured":"M. Huebner M. Ullmann F. Weissel J. Becker: \"Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration\" RAW04 Santa Fee  M. Huebner M. Ullmann F. Weissel J. Becker: \"Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration\" RAW04 Santa Fee"},{"key":"e_1_3_2_1_6_1","unstructured":"J.C. Palma A. Vieira de Melo F. G. Moraes N. Calazans \"Core Communication Interface for FPGAs\" SBCCI02 Porto Alegre BRAZIL   J.C. Palma A. Vieira de Melo F. G. Moraes N. Calazans \"Core Communication Interface for FPGAs\" SBCCI02 Porto Alegre BRAZIL"},{"key":"e_1_3_2_1_7_1","unstructured":"M. Ullmann M. Huebner B. Grimm J. Becker: \"An FPGA Run-Time System for Dynamical On-Demand Reconfiguration\" RAW04 Santa Fee  M. Ullmann M. Huebner B. Grimm J. Becker: \"An FPGA Run-Time System for Dynamical On-Demand Reconfiguration\" RAW04 Santa Fee"},{"key":"e_1_3_2_1_8_1","unstructured":"http:\/\/www.vector-cantech.com  http:\/\/www.vector-cantech.com"},{"key":"e_1_3_2_1_9_1","unstructured":"http:\/\/www.xilinx.com\/ise\/design_tools\/  http:\/\/www.xilinx.com\/ise\/design_tools\/"},{"key":"e_1_3_2_1_10_1","unstructured":"http:\/\/www.xilinx.com\/ise\/embedded\/edk.htm  http:\/\/www.xilinx.com\/ise\/embedded\/edk.htm"},{"key":"e_1_3_2_1_11_1","unstructured":"http:\/\/www.xilinx.com\/ipcenter\/processor_central\/microblaze\/literature.htm  http:\/\/www.xilinx.com\/ipcenter\/processor_central\/microblaze\/literature.htm"},{"key":"e_1_3_2_1_12_1","unstructured":"XAPP290: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations  XAPP290: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations"}],"event":{"name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","location":"Pernambuco Brazil","acronym":"SBCCI04","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016583","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:19Z","timestamp":1750264279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016583"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":12,"alternative-id":["10.1145\/1016568.1016583","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016583","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}