{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T08:37:19Z","timestamp":1775291839910,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016591","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"60-65","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["TheoSim"],"prefix":"10.1145","author":[{"given":"G.","family":"Al Sammane","sequence":"first","affiliation":[{"name":"TIMA Laboratory, VDS Group, Grenoble Cedex, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Schmaltz","sequence":"additional","affiliation":[{"name":"TIMA Laboratory, VDS Group, Grenoble Cedex, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Toma","sequence":"additional","affiliation":[{"name":"TIMA Laboratory, VDS Group, Grenoble Cedex, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Ostier","sequence":"additional","affiliation":[{"name":"TIMA Laboratory, VDS Group, Grenoble Cedex, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Borrione","sequence":"additional","affiliation":[{"name":"TIMA Laboratory, VDS Group, Grenoble Cedex, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Property Specification Language Reference Manual Version 1.1","year":"2004","unstructured":"Accellera. Property Specification Language Reference Manual Version 1.1 , 2004 . Accellera. Property Specification Language Reference Manual Version 1.1, 2004."},{"key":"e_1_3_2_1_2_1","unstructured":"ARM. AMBA Specification rev. 2.0.  ARM. AMBA Specification rev. 2.0."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3281-8_6"},{"key":"e_1_3_2_1_4_1","first-page":"375","volume-title":"Proc. IEEE-ACM Design Automation Conference","author":"Darringer L.","year":"1979","unstructured":"L. Darringer . Application of program verification techniques to hardware verification . In Proc. IEEE-ACM Design Automation Conference , pages 375 -- 381 , 1979 . L. Darringer. Application of program verification techniques to hardware verification. In Proc. IEEE-ACM Design Automation Conference, pages 375--381, 1979."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.211415"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1090\/psapm\/019\/0235771"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/861854"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/646185.683092"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/647767.733780"},{"key":"e_1_3_2_1_10_1","unstructured":"IEEE. 1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis 1999.  IEEE. 1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis 1999."},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of the Conference Radio vetenskap och Kommunication","author":"Jantsch A.","year":"2002","unstructured":"A. Jantsch . Network on Chip . In Proceedings of the Conference Radio vetenskap och Kommunication , Stockholm , June 2002 . A. Jantsch. Network on Chip. In Proceedings of the Conference Radio vetenskap och Kommunication, Stockholm, June 2002."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379047"},{"key":"e_1_3_2_1_14_1","volume-title":"ACL2 Computer Aided Reasoning: An Approach (Vol 1.) and ACL2 Case Studies (Vol 2.)","author":"Kaufmann M.","year":"2000","unstructured":"M. Kaufmann , P. Manolios , and J. S. Moore . ACL2 Computer Aided Reasoning: An Approach (Vol 1.) and ACL2 Case Studies (Vol 2.) . Kluwer Academic Press , 2000 . M. Kaufmann, P. Manolios, and J. S. Moore. ACL2 Computer Aided Reasoning: An Approach (Vol 1.) and ACL2 Case Studies (Vol 2.). Kluwer Academic Press, 2000."},{"key":"e_1_3_2_1_15_1","volume-title":"Introduction to the OBDD Algorithm for the ATP community. Technical report","author":"Moore J. S.","year":"1992","unstructured":"J. S. Moore . Introduction to the OBDD Algorithm for the ATP community. Technical report , Computational Logic Inc ., 1992 . J. S. Moore. Introduction to the OBDD Algorithm for the ATP community. Technical report, Computational Logic Inc., 1992."},{"key":"e_1_3_2_1_16_1","first-page":"334","volume-title":"Formal Method in Computer Aided Design (FMCAD'98), LNCS 1522","author":"Moore J. S.","year":"1998","unstructured":"J. S. Moore . Symbolic Simulation: An ACL2 Approach . In P. W. G. Gopalakrishnan, editor, Formal Method in Computer Aided Design (FMCAD'98), LNCS 1522 , pages 334 -- 350 . Springler-Verlag , 1998 . J. S. Moore. Symbolic Simulation: An ACL2 Approach. In P. W. G. Gopalakrishnan, editor, Formal Method in Computer Aided Design (FMCAD'98), LNCS 1522, pages 334--350. Springler-Verlag, 1998."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39724-3_14"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30494-4_5"},{"key":"e_1_3_2_1_19_1","volume-title":"SRI International","author":"Shankar N.","year":"1999","unstructured":"N. Shankar , S. Owre , J. M. Rushby , and D. W. J. Stringer-Calvert . PVS Prover Guide Computer Science Laboratory. Technical report , SRI International , Menlo Park, CA, USA , 1999 . N. Shankar, S. Owre, J. M. Rushby, and D. W. J. Stringer-Calvert. PVS Prover Guide Computer Science Laboratory. Technical report, SRI International, Menlo Park, CA, USA, 1999."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011217102270"},{"key":"e_1_3_2_1_21_1","volume-title":"The Mathematica Book","author":"Wolfram S.","year":"1820","unstructured":"S. Wolfram . The Mathematica Book . Cambridge University Press and Wolfram Research , 100 Trade Center Drive, Champaign, IL 6 1820 -7237, USA, 2000. fourth ed. S. Wolfram. The Mathematica Book. Cambridge University Press and Wolfram Research, 100 Trade Center Drive, Champaign, IL 61820-7237, USA, 2000. fourth ed."},{"key":"e_1_3_2_1_22_1","first-page":"70","volume-title":"Formal Methods in Computer-Aided Design (FMCAD'02), LNCS 2517","author":"Yang J.","year":"2002","unstructured":"J. Yang and C. Seger . Generalized Symbolic Trajectory Evaluation Abstraction in Action . In Formal Methods in Computer-Aided Design (FMCAD'02), LNCS 2517 , pages 70 -- 87 , Portland, Or ,USA, November 2002 . Springer . J. Yang and C. Seger. Generalized Symbolic Trajectory Evaluation Abstraction in Action. In Formal Methods in Computer-Aided Design (FMCAD'02), LNCS 2517, pages 70--87, Portland, Or,USA, November 2002. Springer."}],"event":{"name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","location":"Pernambuco Brazil","acronym":"SBCCI04","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016591","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:19Z","timestamp":1750264279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016591"}},"subtitle":["combining symbolic simulation and theorem proving for hardware verification"],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":22,"alternative-id":["10.1145\/1016568.1016591","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016591","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}