{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T08:13:08Z","timestamp":1777450388681,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016598","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"94-99","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A 4 GHz dual modulus divider-by 32\/33 prescaler in 0.35\u0358m CMOS technology"],"prefix":"10.1145","author":[{"given":"Fernando P. H.","family":"de Miranda","sequence":"first","affiliation":[{"name":"Universidade de S\u00e3o Paulo, S\u00e3o Paulo, Brasil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"suffix":"Jr.","given":"Jo\u00e3o","family":"Navarro S.","sequence":"additional","affiliation":[{"name":"Universidade de S\u00e3o Paulo, S\u00e3o Paulo, Brasil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wilhelmus A. M.","family":"Van Noije","sequence":"additional","affiliation":[{"name":"Universidade de S\u00e3o Paulo, S\u00e3o Paulo, Brasil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"e_1_3_2_1_3_1","first-page":"2","article-title":"Extended True Single Phase Clock CMOS circuit technique for high speed applications","volume":"5","author":"Navarro J.","year":"1997","unstructured":"Navarro , J. and Van Noije , W. E-TSPC : Extended True Single Phase Clock CMOS circuit technique for high speed applications . SBMICRO J. Solid-State Devices and Circuits , 5 , 2 ( 1997 ), 21--26. Navarro, J. and Van Noije, W. E-TSPC: Extended True Single Phase Clock CMOS circuit technique for high speed applications. SBMICRO J. Solid-State Devices and Circuits, 5, 2 (1997), 21--26.","journal-title":"SBMICRO J. Solid-State Devices and Circuits"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1999.808923"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043333"},{"key":"e_1_3_2_1_7_1","volume-title":"A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops","author":"Chang B.","year":"1996","unstructured":"Chang , B. , Park , J. , and Kim , W . A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops . IEEE J. Solid-State Circuits , 31, 5 ( May 1996 ), 749--752. Chang, B., Park, J., and Kim, W. A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops. IEEE J. Solid-State Circuits, 31, 5 (May 1996), 749--752."},{"key":"e_1_3_2_1_8_1","first-page":"10","article-title":"-I. New dynamic flip-flops for high-speed dual-modulus prescaler","volume":"33","author":"Yang C.-Y.","year":"1998","unstructured":"Yang , C.-Y. , Dehng , G.-K. , Hsu , J.-M. , and Liu , S . -I. New dynamic flip-flops for high-speed dual-modulus prescaler . IEEE J. Solid-State Circuits , 33 , 10 ( Oct. 1998 ), 1568--1571. Yang, C.-Y., Dehng, G.-K., Hsu, J.-M., and Liu, S.-I. New dynamic flip-flops for high-speed dual-modulus prescaler. IEEE J. Solid-State Circuits, 33, 10 (Oct. 1998), 1568--1571.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"e_1_3_2_1_9_1","first-page":"10","article-title":"A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)2 latch and its application in a dual-modulus prescaler","volume":"34","author":"Yan H","year":"1999","unstructured":"Yan , H , Biyani , M., O, K. K . A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)2 latch and its application in a dual-modulus prescaler . IEEE J. Solid-State Circuits , 34 , 10 ( Oct. 1999 ), 1400--1404. Yan, H, Biyani, M., O, K. K. A high-speed CMOS dual-phase dynamic-pseudo NMOS ((DP)2 latch and its application in a dual-modulus prescaler. IEEE J. Solid-State Circuits, 34, 10 (Oct. 1999), 1400--1404.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.508200"}],"event":{"name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","location":"Pernambuco Brazil","acronym":"SBCCI04","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016598","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:19Z","timestamp":1750264279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016598"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":8,"alternative-id":["10.1145\/1016568.1016598","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016598","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}