{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:41Z","timestamp":1750308221097,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016602","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"111-116","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Reducing test time with processor reuse in network-on-chip based systems"],"prefix":"10.1145","author":[{"given":"Alexandre M.","family":"Amory","sequence":"first","affiliation":[{"name":"Instituto de Inform\u00e1tica-UFRGS"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"\u00c9rika","family":"Cota","sequence":"additional","affiliation":[{"name":"Instituto de Inform\u00e1tica-UFRGS"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Lubaszewski","sequence":"additional","affiliation":[{"name":"Instituto de Inform\u00e1tica-UFRGS and Universidad de Sevilla"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernando G.","family":"Moraes","sequence":"additional","affiliation":[{"name":"Faculdade de Inform\u00e1tica-PUCRS"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"VLSI-SOC","author":"Amory A.M.","year":"2003","unstructured":"Amory , A.M. ; Oliveira , L.A. and Moraes , F.G . Software-Based Test for Non-Programmable Cores in Bus-Based System-on-Chip Architectures . In VLSI-SOC , 2003 , 174--179 Amory, A.M.; Oliveira, L.A. and Moraes, F.G. Software-Based Test for Non-Programmable Cores in Bus-Based System-on-Chip Architectures. In VLSI-SOC, 2003, 174--179"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.006"},{"key":"e_1_3_2_1_4_1","volume-title":"Teaching Computer Organization and Architecture with Hands-On Experience. 32nd ASEE\/IEEE Frontiers in Education Conference","author":"Calazans N. L. V.","year":"2002","unstructured":"Calazans , N. L. V. ; Moraes , F. G. ; Marcon , C. A. M. Teaching Computer Organization and Architecture with Hands-On Experience. 32nd ASEE\/IEEE Frontiers in Education Conference , November , 2002 . Calazans, N. L. V.; Moraes, F. G.; Marcon, C. A. M. Teaching Computer Organization and Architecture with Hands-On Experience. 32nd ASEE\/IEEE Frontiers in Education Conference, November, 2002."},{"key":"e_1_3_2_1_5_1","volume-title":"Power-aware NoC Reuse on the Testing of Core-based Systems. In International Test Conference","author":"Cota E.F.","year":"2003","unstructured":"Cota , E.F. ; Carro , L. ; Wagner , F. and Lubaszewski , M . Power-aware NoC Reuse on the Testing of Core-based Systems. In International Test Conference , 2003 , 612--621. Cota, E.F.; Carro, L.; Wagner, F. and Lubaszewski, M. Power-aware NoC Reuse on the Testing of Core-based Systems. In International Test Conference, 2003, 612--621."},{"key":"e_1_3_2_1_6_1","volume-title":"The Impact of NoC Reuse on the Testing of Core-based Systems. In IEEE VLSI Test Symposium","author":"Cota E.F.","year":"2003","unstructured":"Cota , E.F. ; Kreutz , M.E. ; Zeferino , C.A. ; Carro , L. ; Lubaszewski , M. and Susin , A.A . The Impact of NoC Reuse on the Testing of Core-based Systems. In IEEE VLSI Test Symposium , 2003 . Cota, E.F.; Kreutz, M.E.; Zeferino, C.A.; Carro, L.; Lubaszewski, M. and Susin, A.A. The Impact of NoC Reuse on the Testing of Core-based Systems. In IEEE VLSI Test Symposium, 2003."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343776"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1231200"},{"key":"e_1_3_2_1_9_1","volume-title":"IEEE VLSI Test Symposium","author":"Huang J.-R.","year":"2001","unstructured":"Huang , J.-R. ; Iyer , M.K. and Cheng , K . -T. A Self-Test Methodology for IP Cores in Bus-Based Programmable SoCs . In IEEE VLSI Test Symposium , 2001 , 198--203. Huang, J.-R.; Iyer, M.K. and Cheng, K.-T. A Self-Test Methodology for IP Cores in Bus-Based Programmable SoCs. In IEEE VLSI Test Symposium, 2001, 198--203."},{"key":"e_1_3_2_1_10_1","first-page":"215","volume-title":"Reuse of Addressable System Bus for SOC Testing. In ASIC\/SOC Conference","author":"Hwang S.","year":"2001","unstructured":"Hwang , S. and Abraham , J.A . Reuse of Addressable System Bus for SOC Testing. In ASIC\/SOC Conference , 2001 , pp 215 -- 219 . Hwang, S. and Abraham, J.A. Reuse of Addressable System Bus for SOC Testing. In ASIC\/SOC Conference, 2001, pp 215--219."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817140"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343899"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018130"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378282"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775943"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/839297.843966"},{"key":"e_1_3_2_1_17_1","volume-title":"SoCIN: A Parametric and Scalable Network-on-Chip. In Symposium on Integrated Circuits and Systems Design","author":"Zeferino C.A.","year":"2003","unstructured":"Zeferino , C.A. and Susin , A.A . SoCIN: A Parametric and Scalable Network-on-Chip. In Symposium on Integrated Circuits and Systems Design , 2003 , 121--126. Zeferino, C.A. and Susin, A.A. SoCIN: A Parametric and Scalable Network-on-Chip. In Symposium on Integrated Circuits and Systems Design, 2003, 121--126."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/827246.827373"}],"event":{"name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Pernambuco Brazil","acronym":"SBCCI04"},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016602","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:19Z","timestamp":1750264279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016602"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":18,"alternative-id":["10.1145\/1016568.1016602","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016602","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}