{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:41Z","timestamp":1750308221529,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016604","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"117-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Accurate capture of timing parameters in inductively-coupled on-chip interconnects"],"prefix":"10.1145","author":[{"given":"T.","family":"Murgan","sequence":"first","affiliation":[{"name":"Darmstadt Univ. of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Schlachta","sequence":"additional","affiliation":[{"name":"Darmstadt Univ. of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Petrov","sequence":"additional","affiliation":[{"name":"Darmstadt Univ. of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Indrusiak","sequence":"additional","affiliation":[{"name":"Darmstadt Univ. of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Garc\u00eda","sequence":"additional","affiliation":[{"name":"IBM Deutschland, B\u00f6blingen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[{"name":"Darmstadt Univ. of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Reis","sequence":"additional","affiliation":[{"name":"Microelectronics Group, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808426"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/589411.589430"},{"key":"e_1_3_2_1_3_1","volume-title":"Interconnect Analysis and Synthesis","author":"Cheng C.-K.","year":"2000","unstructured":"C.-K. Cheng , J. Lillis , S. Lin , and N. Chang . Interconnect Analysis and Synthesis . John Wiley & Sons , 2000 . C.-K. Cheng, J. Lillis, S. Lin, and N. Chang. Interconnect Analysis and Synthesis. John Wiley & Sons, 2000."},{"key":"e_1_3_2_1_4_1","volume-title":"Inductive Interconnect Width Optimization for Low Power. In Intl. Symposium on Circuits and Systems (ISCAS)","author":"El-Moursy M. A.","year":"2003","unstructured":"M. A. El-Moursy and E. G. Friedman . Inductive Interconnect Width Optimization for Low Power. In Intl. Symposium on Circuits and Systems (ISCAS) , May 2003 . M. A. El-Moursy and E. G. Friedman. Inductive Interconnect Width Optimization for Low Power. In Intl. Symposium on Circuits and Systems (ISCAS), May 2003."},{"key":"e_1_3_2_1_5_1","volume-title":"Interconnect-Centric Design for Advanced SOC and NOC","author":"El-Moursy M. A.","year":"2004","unstructured":"M. A. El-Moursy and E. G. Friedman . Interconnect-Centric Design for Advanced SOC and NOC , chapter Design Methodologies for On-Chip Inductive Interconnects. Kluwer Academic Publishers , 2004 . M. A. El-Moursy and E. G. Friedman. Interconnect-Centric Design for Advanced SOC and NOC, chapter Design Methodologies for On-Chip Inductive Interconnects. Kluwer Academic Publishers, 2004."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378501"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337313"},{"key":"e_1_3_2_1_8_1","first-page":"141","volume-title":"Power Consumption in Point-to-Point Interconnect Architectures. In 15th Symposium on Int. Circuits and Systems Design","author":"Garc\u00eda Ortiz A.","year":"2002","unstructured":"A. Garc\u00eda Ortiz , T. Murgan , L. Soares Indrusiak , and M. Glesner . Power Consumption in Point-to-Point Interconnect Architectures. In 15th Symposium on Int. Circuits and Systems Design , pages 141 -- 146 , September 2002 . A. Garc\u00eda Ortiz, T. Murgan, L. Soares Indrusiak, and M. Glesner. Power Consumption in Point-to-Point Interconnect Architectures. In 15th Symposium on Int. Circuits and Systems Design, pages 141--146, September 2002."},{"key":"e_1_3_2_1_9_1","first-page":"457","volume-title":"An Efficient Inductance Modeling for On-Chip Interconnects. In IEEE Custom Integrated Circuits Conference","author":"He L.","year":"1999","unstructured":"L. He , N. Chang , S. Lin , and O. S. Nakagawa . An Efficient Inductance Modeling for On-Chip Interconnects. In IEEE Custom Integrated Circuits Conference , pages 457 -- 460 , 1999 . L. He, N. Chang, S. Lin, and O. S. Nakagawa. An Efficient Inductance Modeling for On-Chip Interconnects. In IEEE Custom Integrated Circuits Conference, pages 457--460, 1999."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.805751"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/22.310584"},{"key":"e_1_3_2_1_12_1","first-page":"513","volume-title":"Quick On-Chip Self- and Mutual-Inductance Screen. In Intl. Symposium on Quality Electronic Design","author":"Lin S.","year":"2000","unstructured":"S. Lin , N. Chang , and S. Nakagawa . Quick On-Chip Self- and Mutual-Inductance Screen. In Intl. Symposium on Quality Electronic Design , pages 513 -- 520 , March 2000 . S. Lin, N. Chang, and S. Nakagawa. Quick On-Chip Self- and Mutual-Inductance Screen. In Intl. Symposium on Quality Electronic Design, pages 513--520, March 2000."},{"key":"e_1_3_2_1_13_1","first-page":"14","volume-title":"IEEE Circuits & Devices Magazine","author":"Massoud Y.","year":"2001","unstructured":"Y. Massoud and Y. Ismail . Grasping the Impact of On-Chip Inductance . IEEE Circuits & Devices Magazine , pages 14 -- 21 , July 2001 . Y. Massoud and Y. Ismail. Grasping the Impact of On-Chip Inductance. IEEE Circuits & Devices Magazine, pages 14--21, July 2001."},{"volume-title":"On Timing and Power Consumption in Inductively Coupled On-Chip Interconnects. In Intl. Workshop on Power and Timing Modeling, Optimization and Simulation.","author":"Murgan T.","key":"e_1_3_2_1_14_1","unstructured":"T. Murgan , A. Garc\u00eda Ortiz , C. Schlachta , H. Zimmer , M. Petrov , and M. Glesner . On Timing and Power Consumption in Inductively Coupled On-Chip Interconnects. In Intl. Workshop on Power and Timing Modeling, Optimization and Simulation. T. Murgan, A. Garc\u00eda Ortiz, C. Schlachta, H. Zimmer, M. Petrov, and M. Glesner. On Timing and Power Consumption in Inductively Coupled On-Chip Interconnects. In Intl. Workshop on Power and Timing Modeling, Optimization and Simulation."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.97624"},{"key":"e_1_3_2_1_16_1","unstructured":"D. Pamunuwa. Modelling and Analysis of Interconnects for Deep Submicron Systems-on-Chip. 2003. Doctoral Thesis.  D. Pamunuwa. Modelling and Analysis of Interconnects for Deep Submicron Systems-on-Chip. 2003. Doctoral Thesis."},{"key":"e_1_3_2_1_17_1","volume-title":"Chang. RLC Effects on Worst-Case Switching Pattern for On-Chip Buses. In Intl. Symposium on Integrated Circuits and Systems","author":"Tu S.-W.","year":"2004","unstructured":"S.-W. Tu , J.-Y. Jou , and Y.- W. Chang. RLC Effects on Worst-Case Switching Pattern for On-Chip Buses. In Intl. Symposium on Integrated Circuits and Systems , 2004 . S.-W. Tu, J.-Y. Jou, and Y.-W. Chang. RLC Effects on Worst-Case Switching Pattern for On-Chip Buses. In Intl. Symposium on Integrated Circuits and Systems, 2004."}],"event":{"name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Pernambuco Brazil","acronym":"SBCCI04"},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016604","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016604","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:19Z","timestamp":1750264279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016604"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":17,"alternative-id":["10.1145\/1016568.1016604","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016604","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}