{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:41Z","timestamp":1750308221055,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016609","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"141-146","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Adaptive DMA-based I\/O interfaces for data stream handling in multi-grained reconfigurable hardware architectures"],"prefix":"10.1145","author":[{"given":"Alexander","family":"Thomas","sequence":"first","affiliation":[{"name":"Universit\u00e4t Karlsruhe, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Zander","sequence":"additional","affiliation":[{"name":"Universit\u00e4t Karlsruhe, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juergen","family":"Becker","sequence":"additional","affiliation":[{"name":"Universit\u00e4t Karlsruhe, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"R. Kress: A fast reconfigurable ALU for Xputers; Ph. D. dissertation Kaiserslautern University 1996]]  R. Kress: A fast reconfigurable ALU for Xputers; Ph. D. dissertation Kaiserslautern University 1996]]"},{"volume-title":"Villach","year":"2000","author":"Juergen Becker","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(03)00073-0"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/789083.1022881"},{"key":"e_1_3_2_1_5_1","unstructured":"Becker J.; Thomas A.; Scheer M.: Datapath and Compiler Integration of Coarse-grain Reconfigurable XPP-Arrays into Pipelined RISC Processors; Proceedings of IFIP International Conference on Very Large Scale Integration (IFIP VLSI-SOC 2003) Darmstadt Germany Dezember 1-3 2003]]  Becker J.; Thomas A.; Scheer M.: Datapath and Compiler Integration of Coarse-grain Reconfigurable XPP-Arrays into Pipelined RISC Processors; Proceedings of IFIP International Conference on Very Large Scale Integration (IFIP VLSI-SOC 2003) Darmstadt Germany Dezember 1-3 2003]]"},{"key":"e_1_3_2_1_6_1","unstructured":"A. Thomas J. Becker: Aufbau- und Strukturkonzepte einer adaptiven multigranularen rekonfigurierbaren Hardwarearchitektur; 17th International Conference on Architecture of Computing Systems - Dynamic Reconfigurable Systems Workshop (ARCS 2004); Augsburg Germany March 23-26 2004]]  A. Thomas J. Becker: Aufbau- und Strukturkonzepte einer adaptiven multigranularen rekonfigurierbaren Hardwarearchitektur; 17th International Conference on Architecture of Computing Systems - Dynamic Reconfigurable Systems Workshop (ARCS 2004); Augsburg Germany March 23-26 2004]]"},{"volume-title":"Conference of Engineering of Reconfigurable Systems and Algorithms (ERSA'01)","year":"2001","author":"Baumgarte F.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","unstructured":"Xilinx Inc.; http:\/\/www.xilinx.com]]  Xilinx Inc.; http:\/\/www.xilinx.com]]"},{"key":"e_1_3_2_1_9_1","unstructured":"Altera Corp.: http:\/\/www.altera.com]]  Altera Corp.: http:\/\/www.altera.com]]"},{"key":"e_1_3_2_1_10_1","unstructured":"Triscend A7 Configurable System-on-Chip Platform - Data Sheet http:\/\/www.triscend.com\/products\/dsa7csoc_summary.pdf]]  Triscend A7 Configurable System-on-Chip Platform - Data Sheet http:\/\/www.triscend.com\/products\/dsa7csoc_summary.pdf]]"},{"key":"e_1_3_2_1_11_1","unstructured":"Atmel Corp.: http:\/\/www.atmel.com]]  Atmel Corp.: http:\/\/www.atmel.com]]"},{"key":"e_1_3_2_1_12_1","unstructured":"QuickSilver Technology Inc.; http:\/\/www.quicksilvertech.com]]  QuickSilver Technology Inc.; http:\/\/www.quicksilvertech.com]]"},{"key":"e_1_3_2_1_13_1","unstructured":"DRLE dynamic reconfigurable logic engine http:\/\/www.nec.co.jp\/press\/en\/9902\/1502-01.html]]  DRLE dynamic reconfigurable logic engine http:\/\/www.nec.co.jp\/press\/en\/9902\/1502-01.html]]"}],"event":{"name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Pernambuco Brazil","acronym":"SBCCI04"},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016609","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:19Z","timestamp":1750264279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016609"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":13,"alternative-id":["10.1145\/1016568.1016609","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016609","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}