{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T23:20:29Z","timestamp":1778023229088,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016622","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"198-203","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["FPGA implementation of parallel turbo-decoders"],"prefix":"10.1145","author":[{"given":"Michael J.","family":"Thul","sequence":"first","affiliation":[{"name":"University of Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[{"name":"University of Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Third Generation Partnership Project \"3GPP home page \" www.3gpp.org.  Third Generation Partnership Project \"3GPP home page \" www.3gpp.org."},{"key":"e_1_3_2_1_2_1","volume-title":"2004 Design Automation and Test in Europe (DATE '04)","author":"Paulin P.","year":"2004","unstructured":"P. Paulin , J.-M. Balzano , A. Silburt , K. Van Berkel , R. Bramley , and N. Wehn , \" Panel: \"Chips of the Future: Soft, Crunchy or Hard?\",\" in Proc . 2004 Design Automation and Test in Europe (DATE '04) , Paris, France , Feb. 2004 . P. Paulin, J.-M. Balzano, A. Silburt, K. Van Berkel, R. Bramley, and N. Wehn, \"Panel: \"Chips of the Future: Soft, Crunchy or Hard?\",\" in Proc. 2004 Design Automation and Test in Europe (DATE '04), Paris, France, Feb. 2004."},{"key":"e_1_3_2_1_3_1","first-page":"152","volume-title":"2002 Workshop on Signal Processing Systems (SiPS '02)","author":"Thul M. J.","year":"2002","unstructured":"M. J. Thul , F. Gilbert , T. Vogt , G. Kreiselmaier , and N. Wehn , \" A Scalable System Architecture for High-Throughput Turbo-Decoders,\" in Proc . 2002 Workshop on Signal Processing Systems (SiPS '02) , San Diego, California, USA , Oct. 2002 , pp. 152 -- 158 . M. J. Thul, F. Gilbert, T. Vogt, G. Kreiselmaier, and N. Wehn, \"A Scalable System Architecture for High-Throughput Turbo-Decoders,\" in Proc. 2002 Workshop on Signal Processing Systems (SiPS '02), San Diego, California, USA, Oct. 2002, pp. 152--158."},{"key":"e_1_3_2_1_4_1","first-page":"2704","volume-title":"1999 Global Telecommunications Conference (Globecom '99)","volume":"5","author":"Vogt J.","year":"1999","unstructured":"J. Vogt , K. Koora , A. Finger , and G. Fettweis , \" Comparison of Different Turbo Decoder Realizations for IMT-2000,\" in Proc . 1999 Global Telecommunications Conference (Globecom '99) , Rio de Janeiro, Brazil , Dec. 1999 , vol. 5 , pp. 2704 -- 2708 . J. Vogt, K. Koora, A. Finger, and G. Fettweis, \"Comparison of Different Turbo Decoder Realizations for IMT-2000,\" in Proc. 1999 Global Telecommunications Conference (Globecom '99), Rio de Janeiro, Brazil, Dec. 1999, vol. 5, pp. 2704--2708."},{"key":"e_1_3_2_1_5_1","first-page":"2376","volume-title":"Jeju","author":"Gilbert F.","year":"2003","unstructured":"F. Gilbert , F. Kienle , and N. Wehn , \" Low Complexity Stopping Criteria for UMTS Turbo-Decoders,\" in Proc. 2003-Spring Vehicular Technology Confernce (VTC Spring '03) , Jeju , Korea , Apr. 2003 , pp. 2376 -- 2380 . F. Gilbert, F. Kienle, and N. Wehn, \"Low Complexity Stopping Criteria for UMTS Turbo-Decoders,\" in Proc. 2003-Spring Vehicular Technology Confernce (VTC Spring '03), Jeju, Korea, Apr. 2003, pp. 2376--2380."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1002\/ett.4460080202"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/4234.848410"},{"key":"e_1_3_2_1_8_1","volume-title":"Efficient MAP-Algorithm Implementation on Programmable Architectures,\" in Kleinheubacher Berichte","author":"Kienle F.","year":"2003","unstructured":"F. Kienle , H. Michel , F. Gilbert , and N. Wehn , \" Efficient MAP-Algorithm Implementation on Programmable Architectures,\" in Kleinheubacher Berichte 2003 , Miltenberg , Germany, Oct . 2002, vol. 46 . F. Kienle, H. Michel, F. Gilbert, and N. Wehn, \"Efficient MAP-Algorithm Implementation on Programmable Architectures,\" in Kleinheubacher Berichte 2003, Miltenberg, Germany, Oct. 2002, vol. 46."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1993.404493"},{"key":"e_1_3_2_1_10_1","first-page":"305","article-title":"High-Performance Programmable SISO Decoder VLSI Implementation for Decoding Turbo Codes,\" in Global Telecommunications Conference, 2001 (GLOBECOM '01), San Antonio, TX","volume":"1","author":"Miyauchi T.","year":"2001","unstructured":"T. Miyauchi , K. Yamamoto , T. Yokokawa , M. Kan , Y. Mizutani , and M. Hattori , \" High-Performance Programmable SISO Decoder VLSI Implementation for Decoding Turbo Codes,\" in Global Telecommunications Conference, 2001 (GLOBECOM '01), San Antonio, TX , USA , 2001 , vol. 1 , pp. 305 -- 309 . T.Miyauchi, K.Yamamoto, T. Yokokawa, M. Kan, Y. Mizutani, and M. Hattori, \"High-Performance Programmable SISO Decoder VLSI Implementation for Decoding Turbo Codes,\" in Global Telecommunications Conference, 2001 (GLOBECOM '01), San Antonio, TX ,USA, 2001, vol. 1, pp. 305 -- 309.","journal-title":"USA"},{"key":"e_1_3_2_1_11_1","first-page":"152","volume-title":"2003 IEEE International Solid-State Circuits Conference (ISSCC '03)","author":"Bougard B.","year":"2003","unstructured":"B. Bougard , A. Giulietti , V. Derudder , J.-W. Weijers , S. Dupont , L. Hollevoet , F. Catthoor , L. van der Perre, H. De Man, and R. Lauwereins, \"A Scalable 8.7nJ\/bit 75.6Mb\/s Parallel Concatenated Convolutional (Turbo-) CODEC,\" in Proc . 2003 IEEE International Solid-State Circuits Conference (ISSCC '03) , San Francisco, CA, USA, feb 2003 , pp. 152 -- 153 ,484. B. Bougard, A. Giulietti, V. Derudder, J.-W. Weijers, S. Dupont, L. Hollevoet, F. Catthoor, L. van der Perre, H. De Man, and R. Lauwereins, \"A Scalable 8.7nJ\/bit 75.6Mb\/s Parallel Concatenated Convolutional (Turbo-) CODEC,\" in Proc. 2003 IEEE International Solid-State Circuits Conference (ISSCC '03), San Francisco, CA, USA, feb 2003, pp. 152 -- 153,484."},{"key":"e_1_3_2_1_12_1","first-page":"384","volume-title":"Indoor and Mobile Radio Communications 2002","volume":"1","author":"Dobkin R.","year":"2002","unstructured":"R. Dobkin , M. Peleg , and R. Ginosar , \" Parallel VLSI architecture for map turbo decoder,\" in 13th International Symposium on Personal , Indoor and Mobile Radio Communications 2002 , 2002 , vol. 1 , pp. 384 -- 388 . R. Dobkin, M. Peleg, and R. Ginosar, \"Parallel VLSI architecture for map turbo decoder,\" in 13th International Symposium on Personal, Indoor and Mobile Radio Communications 2002, 2002, vol. 1, pp. 384 -- 388."},{"key":"e_1_3_2_1_13_1","first-page":"355","volume-title":"3nd International Symposium on Turbo Codes & Related Topics","author":"Nimbalker A.","year":"2003","unstructured":"A. Nimbalker , K. T. Blankenship , B. Classon , T. E. Fuja , and D. J. Costello , \" Inter-Window Shuffle Interleavers for High Throughput Turbo Decoding,\" in Proc . 3nd International Symposium on Turbo Codes & Related Topics , Brest, France , Sept. 2003 , pp. 355 -- 358 . A. Nimbalker, K. T. Blankenship, B. Classon, T. E. Fuja, and D. J. Costello, \"Inter-Window Shuffle Interleavers for High Throughput Turbo Decoding,\" in Proc. 3nd International Symposium on Turbo Codes & Related Topics, Brest, France, Sept. 2003, pp. 355--358."},{"key":"e_1_3_2_1_14_1","first-page":"195","volume-title":"2002 Workshop on Signal Processing Systems (SiPS '02)","author":"Richter T.","year":"2002","unstructured":"T. Richter and G. Fettweis , \" Parallel Interleaving on Parallel DSP Architectures,\" Proc . 2002 Workshop on Signal Processing Systems (SiPS '02) , pp. 195 -- 200 , Oct. 2002 . T. Richter and G. Fettweis, \"Parallel Interleaving on Parallel DSP Architectures,\" Proc. 2002 Workshop on Signal Processing Systems (SiPS '02), pp. 195--200, Oct. 2002."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046443"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:VLSI.0000047272.75049.0e"}],"event":{"name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","location":"Pernambuco Brazil","acronym":"SBCCI04","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016622","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016622","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:04Z","timestamp":1750264264000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016622"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":16,"alternative-id":["10.1145\/1016568.1016622","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016622","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}