{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:31Z","timestamp":1750308211891,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016625","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"210-215","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A switch architecture and signal synchronization for GALS system-on-chips"],"prefix":"10.1145","author":[{"given":"Peter","family":"Zipf","sequence":"first","affiliation":[{"name":"Darmstadt University of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heiko","family":"Hinkelmann","sequence":"additional","affiliation":[{"name":"Darmstadt University of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adeel","family":"Ashraf","sequence":"additional","affiliation":[{"name":"Darmstadt University of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[{"name":"Darmstadt University of Technology, Darmstadt, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310091"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/882483.883922"},{"key":"e_1_3_2_1_4_1","first-page":"153","volume-title":"Networks on Chip","author":"Oberg Johnny","year":"2003","unstructured":"Johnny Oberg . Clocking strategies for networks on chip . In Axel Jantsch and Hannu Tenhunen, editors, Networks on Chip , Chapter 8, pages 153 -- 172 . Kluwer Academic Publishers , Feb. 2003 . Johnny Oberg. Clocking strategies for networks on chip. In Axel Jantsch and Hannu Tenhunen, editors, Networks on Chip, Chapter 8, pages 153--172. Kluwer Academic Publishers, Feb. 2003."},{"issue":"9","key":"e_1_3_2_1_5_1","volume":"6","author":"Karol M. J.","year":"1988","unstructured":"M. J. Karol and M. G. Hluchyj . Queueing in High-Performance Packet Switching. IEEE Journal on Selected Areas in Communications , Vol. 6 , No. 9 , December 1988 . M. J. Karol and M. G. Hluchyj. Queueing in High-Performance Packet Switching. IEEE Journal on Selected Areas in Communications, Vol. 6, No. 9, December 1988.","journal-title":"Queueing in High-Performance Packet Switching. IEEE Journal on Selected Areas in Communications"},{"key":"e_1_3_2_1_6_1","volume-title":"Trondheim","author":"Damhaug O.","year":"2002","unstructured":"O. Damhaug and T. Njolstad . Arbitration and Metastability Management in Globally Asynchronous Locally Synchronous Circuits. Norsig 2002, October 4--7 , Trondheim , Norway , 2002 . O. Damhaug and T. Njolstad. Arbitration and Metastability Management in Globally Asynchronous Locally Synchronous Circuits. Norsig 2002, October 4--7, Trondheim, Norway, 2002."},{"key":"e_1_3_2_1_7_1","volume-title":"Computer Architecture and Parallel Processing","author":"Hwang Kai","year":"1985","unstructured":"Kai Hwang and Faye A. Briggs . Computer Architecture and Parallel Processing . McGraw-Hill International Editions , 1985 . Kai Hwang and Faye A. Briggs. Computer Architecture and Parallel Processing. McGraw-Hill International Editions, 1985."},{"key":"e_1_3_2_1_8_1","volume-title":"Scalability, Programmability","author":"Hwang Kai","year":"1993","unstructured":"Kai Hwang . Advanced Computer Architecture: Parallelism , Scalability, Programmability . McGraw-Hill International Editions , 1993 . Kai Hwang. Advanced Computer Architecture: Parallelism, Scalability, Programmability. McGraw-Hill International Editions, 1993."},{"key":"e_1_3_2_1_9_1","volume-title":"Introduction to VLSI Systems","author":"Mead C.","year":"1980","unstructured":"C. Mead and L. Conway . Introduction to VLSI Systems , Chapter 7. Addison-Wesley Publishing Company , 1980 . C. Mead and L. Conway. Introduction to VLSI Systems, Chapter 7. Addison-Wesley Publishing Company, 1980."},{"key":"e_1_3_2_1_10_1","volume-title":"The Synchronizer \"Glitch\" Problem. Macromodular Computer Design, Part 1: Development of Macromodules, Volume IV: Tech. Report No. 47","author":"Molnar C.","year":"1974","unstructured":"C. Molnar , W. Clark , and W. Papian . The Synchronizer \"Glitch\" Problem. Macromodular Computer Design, Part 1: Development of Macromodules, Volume IV: Tech. Report No. 47 ; Computer Systems Lab., Washington University , St. Louis, 1974 , <http:\/\/research.sun.com\/asynch\/Macromodules\/p1 vol4macrom.pdf>. C. Molnar, W. Clark, and W. Papian. The Synchronizer \"Glitch\" Problem. Macromodular Computer Design, Part 1: Development of Macromodules, Volume IV: Tech. Report No. 47; Computer Systems Lab., Washington University, St. Louis, 1974, <http:\/\/research.sun.com\/asynch\/Macromodules\/p1 vol4macrom.pdf>."},{"key":"e_1_3_2_1_11_1","volume-title":"IEEE International Conference on Solid-State Circuits","author":"Mu F.","year":"1999","unstructured":"F. Mu and C. Svensson . A 750Mb\/s 0.6um CMOS Two-Phase Input Port using Self-Tested Self-Synchronization. IFM, Linkoping University, Linkoping, Sweden , IEEE International Conference on Solid-State Circuits , 1999 . F. Mu and C. Svensson. A 750Mb\/s 0.6um CMOS Two-Phase Input Port using Self-Tested Self-Synchronization. IFM, Linkoping University, Linkoping, Sweden, IEEE International Conference on Solid-State Circuits, 1999."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/556628.838092"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378256"},{"key":"e_1_3_2_1_14_1","volume-title":"Manfred Glesner. An Asynchronous Switch Implementation for Systems-on-a-Chip. GI\/ITG\/GMM Workshop \"Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen\"","author":"Zipf Peter","year":"2004","unstructured":"Peter Zipf , Heiko Hinkelmann , Adeel Ashraf , Thomas Hollstein , and Manfred Glesner. An Asynchronous Switch Implementation for Systems-on-a-Chip. GI\/ITG\/GMM Workshop \"Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen\" , Feb. 24-25, 2004 , Kaiserslautern, Germany Peter Zipf, Heiko Hinkelmann, Adeel Ashraf, Thomas Hollstein, and Manfred Glesner. An Asynchronous Switch Implementation for Systems-on-a-Chip. GI\/ITG\/GMM Workshop \"Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen\", Feb. 24-25, 2004, Kaiserslautern, Germany"},{"key":"e_1_3_2_1_15_1","first-page":"255","volume-title":"Royal and Peter Y. K. Cheung. Globally Asynchronous Locally Synchronous FPGA Architectures. Proceedings of the 13th International Conference on Field-Programmable Logic and Applications","author":"Andrew","year":"2003","unstructured":"Andrew Royal and Peter Y. K. Cheung. Globally Asynchronous Locally Synchronous FPGA Architectures. Proceedings of the 13th International Conference on Field-Programmable Logic and Applications , pp. 255 -- 364 , Lecture Notes in Computer Science, Springer-Verlag , 2003 Andrew Royal and Peter Y. K. Cheung. Globally Asynchronous Locally Synchronous FPGA Architectures. Proceedings of the 13th International Conference on Field-Programmable Logic and Applications, pp. 255--364, Lecture Notes in Computer Science, Springer-Verlag, 2003"}],"event":{"name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Pernambuco Brazil","acronym":"SBCCI04"},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016625","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:04Z","timestamp":1750264264000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016625"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":15,"alternative-id":["10.1145\/1016568.1016625","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016625","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}