{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T14:50:17Z","timestamp":1761058217477,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016634","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"248-253","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic"],"prefix":"10.1145","author":[{"given":"Mauricio","family":"Ayala-Rinc\u00f3n","sequence":"first","affiliation":[{"name":"Universidade de Bras\u00edlia, Bras\u00edlia, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo P.","family":"Jacobi","sequence":"additional","affiliation":[{"name":"Universidade de Bras\u00edlia, Bras\u00edlia, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis G. A.","family":"Carvalho","sequence":"additional","affiliation":[{"name":"Universidade de Bras\u00edlia, Bras\u00edlia, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos H.","family":"Llanos","sequence":"additional","affiliation":[{"name":"Universidade de Bras\u00edlia, Bras\u00edlia, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reiner W.","family":"Hartenstein","sequence":"additional","affiliation":[{"name":"Technische Universitat Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Quartus II User Guide.","author":"Altera Corporation","year":"2004","unstructured":"Altera Corporation . Quartus II User Guide. Available at http:\/\/www.altera.com. Acessed in 2004 . Altera Corporation. Quartus II User Guide. Available at http:\/\/www.altera.com. Acessed in 2004."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/40.768501"},{"key":"e_1_3_2_1_3_1","volume-title":"Applying ELAN Strategies in Simulating Processors over Simple Architectures","author":"Ayala-Rincon M.","year":"2002","unstructured":"M. Ayala-Rincon , R. M. Neto , R.P. Jacobi , C. H. Llanos and R. W. Hartenstein , Applying ELAN Strategies in Simulating Processors over Simple Architectures . Elsevier ENTCS 70(6):20 pages, 2002 . M. Ayala-Rincon, R. M. Neto, R.P. Jacobi, C. H. Llanos and R. W. Hartenstein, Applying ELAN Strategies in Simulating Processors over Simple Architectures. Elsevier ENTCS 70(6):20 pages, 2002."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.5555\/942808.943990"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.5555\/280474"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1016\/S1383-7621(03)00073-0"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1016\/S0304-3975(01)00358-9"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1016\/S0304-3975(01)00359-0"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/289423.289440"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1016\/S0304-3975(01)00361-9"},{"key":"e_1_3_2_1_11_1","volume-title":"CUP","author":"Gusfield D.","year":"1997","unstructured":"D. Gusfield , Algorithms on Strings, Trees, and Sequences : Computer Science and Computational Biology , CUP , 1997 . D. Gusfield, Algorithms on Strings, Trees, and Sequences: Computer Science and Computational Biology, CUP, 1997."},{"key":"e_1_3_2_1_12_1","volume-title":"Systems and Applications - ISIC'95","author":"Hartenstein R.","year":"1995","unstructured":"R. Hartenstein , R. Kress and H. Reinig . A Scalable, Parallel and Reconfigurable Datapath Architecture. 6th Int. Sym. on IC Technology , Systems and Applications - ISIC'95 , Singapore , 1995 . R. Hartenstein, R. Kress and H. Reinig. A Scalable, Parallel and Reconfigurable Datapath Architecture. 6th Int. Sym. on IC Technology, Systems and Applications - ISIC'95, Singapore, 1995."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1145\/368434.368597"},{"key":"e_1_3_2_1_14_1","first-page":"595","volume-title":"Proc. of the 10th IFIP Int. Conf. on VLSI","author":"Hoe J.C.","year":"1999","unstructured":"J.C. Hoe and Arvind, Hardware Synthesis from Term Rewriting Systems , in Proc. of the 10th IFIP Int. Conf. on VLSI , pages 595 -- 619 , 1999 . J.C. Hoe and Arvind, Hardware Synthesis from Term Rewriting Systems, in Proc. of the 10th IFIP Int. Conf. on VLSI, pages 595--619, 1999."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.5555\/646835.708322"},{"key":"e_1_3_2_1_16_1","volume-title":"Using and Induction Prover for Verifying Arithmetic Circuits. Journal of Software Tools for Technology Transfer, 3(1):32--65","author":"Kapur D.","year":"2000","unstructured":"D. Kapur and M. Subramaniam . Using and Induction Prover for Verifying Arithmetic Circuits. Journal of Software Tools for Technology Transfer, 3(1):32--65 , Springer Verlag , 2000 . D. Kapur and M. Subramaniam. Using and Induction Prover for Verifying Arithmetic Circuits. Journal of Software Tools for Technology Transfer, 3(1):32--65, Springer Verlag, 2000."},{"key":"e_1_3_2_1_17_1","volume-title":"Sparse Matrix Proc., Soc. for Industrial and App. Math., 256--282","author":"Kung H.T.","year":"1979","unstructured":"H.T. Kung , C. E. Leiserson , Systolic Arrays for VLSI; Sparse Matrix Proc., Soc. for Industrial and App. Math., 256--282 , 1979 . H.T. Kung, C. E. Leiserson, Systolic Arrays for VLSI; Sparse Matrix Proc., Soc. for Industrial and App. Math., 256--282, 1979."},{"key":"e_1_3_2_1_18_1","volume-title":"VLSI Array Processors","author":"Kung S. Y.","year":"1987","unstructured":"S. Y. Kung . VLSI Array Processors . Prentice-Hall , 1987 . S. Y. Kung. VLSI Array Processors. Prentice-Hall, 1987."},{"volume-title":"Chapel Hill Conference on VLSI. (1985)","author":"Lipton R.J.","unstructured":"R.J. Lipton , D. Lopresti : A systolic array for rapid string comparison . In: Chapel Hill Conference on VLSI. (1985) 363--376 R.J. Lipton, D. Lopresti: A systolic array for rapid string comparison. In: Chapel Hill Conference on VLSI. (1985) 363--376","key":"e_1_3_2_1_19_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1016\/S0304-3975(01)00356-5"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1007\/978-3-540-45209-6_74"},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. First Int. Conf. on Formal Methods and Models for Co-design, IEEE CS","author":"Messeguer J.","year":"2003","unstructured":"J. Messeguer , Executable Computational Logics : Combining Formal Methods and Programming Language Based System Design , Proc. First Int. Conf. on Formal Methods and Models for Co-design, IEEE CS , 2003 . J. Messeguer, Executable Computational Logics: Combining Formal Methods and Programming Language Based System Design, Proc. First Int. Conf. on Formal Methods and Models for Co-design, IEEE CS, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1016\/0022-2836(81)90087-5"},{"volume-title":"Pacific Symposium on Biocomputing (2002)","author":"Maruyama T.","unstructured":"Yamaguchi, T. Maruyama , A. Konagaya, High speed homology search with FPGAs . Pacific Symposium on Biocomputing (2002) 271--282. Yamaguchi, T. Maruyama, A. Konagaya, High speed homology search with FPGAs. Pacific Symposium on Biocomputing (2002) 271--282.","key":"e_1_3_2_1_25_1"},{"key":"e_1_3_2_1_26_1","first-page":"375","volume":"2778","author":"Yu C.W.","year":"2003","unstructured":"C.W. Yu , K.H. Kwong , K.H. Lee and P. H.W. Leong , A Smith-Waterman Systolic Cell, FPL'03 , Springer LNCS 2778 : 375 -- 384 , 2003 . C.W. Yu, K.H. Kwong, K.H. Lee and P.H.W. Leong, A Smith-Waterman Systolic Cell, FPL'03, Springer LNCS 2778:375--384, 2003.","journal-title":"Springer LNCS"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"SBCCI04","name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","location":"Pernambuco Brazil"},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016634","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:04Z","timestamp":1750264264000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016634"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":25,"alternative-id":["10.1145\/1016568.1016634","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016634","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}