{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:43:31Z","timestamp":1750308211839,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,4]],"date-time":"2004-09-04T00:00:00Z","timestamp":1094256000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,4]]},"DOI":"10.1145\/1016568.1016636","type":"proceedings-article","created":{"date-parts":[[2005,1,30]],"date-time":"2005-01-30T17:55:16Z","timestamp":1107107716000},"page":"254-259","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Advanced technology mapping for standard-cell generators"],"prefix":"10.1145","author":[{"given":"Vin\u00edcius","family":"Correia","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, BRAZIL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"Reis","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, RS, BRAZIL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/EUASIC.1992.228033","volume-title":"Logic synthesis for automatic layout,\" in Proceedings of the Euro ASIC'92","author":"Abouzeid P.","year":"1992","unstructured":"P. Abouzeid , R. Leveugle , G. Saucier , and R. Jamier , \" Logic synthesis for automatic layout,\" in Proceedings of the Euro ASIC'92 , pp. 146 -- 151 , 1992 . P. Abouzeid, R. Leveugle, G. Saucier, and R. Jamier, \"Logic synthesis for automatic layout,\" in Proceedings of the Euro ASIC'92, pp. 146--151, 1992."},{"key":"e_1_3_2_1_2_1","first-page":"470","volume-title":"IEEE ICCAD '88","author":"Berkelaar M.","year":"1988","unstructured":"M. Berkelaar , J. Jess . \"Technology mapping for standard-cell generators \". IEEE ICCAD '88 , Santa Clara , pp. 470 -- 473 , 1988 . M. Berkelaar, J. Jess. \"Technology mapping for standard-cell generators\". IEEE ICCAD '88, Santa Clara, pp. 470--473, 1988."},{"key":"e_1_3_2_1_3_1","first-page":"116","volume-title":"Technology mapping in MIS,\" IEEE ICCAD '87","author":"Detjens E.","year":"1987","unstructured":"E. Detjens , G. Gannot , R. Rudell , A. Sangiovanni-Vincentelli , and A. Wang , \" Technology mapping in MIS,\" IEEE ICCAD '87 , pp. 116 -- 119 , 1987 . E. Detjens, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, \"Technology mapping in MIS,\" IEEE ICCAD '87, pp. 116--119, 1987."},{"key":"e_1_3_2_1_4_1","unstructured":"ELIS Tool Home Page: http:\/\/www.inf.ufrgs.br\/lagarto  ELIS Tool Home Page: http:\/\/www.inf.ufrgs.br\/lagarto"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37940"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277142"},{"key":"e_1_3_2_1_7_1","first-page":"264","volume-title":"IEEE ICCAD '95","author":"Lehman E.","year":"1995","unstructured":"E. Lehman , Y. Watanabe , J. Grodstein , H. Harkness , \"Logic Decomposition During Technology Mapping\". IEEE ICCAD '95 , pp. 264 -- 271 , November 1995 . E. Lehman, Y. Watanabe, J. Grodstein, H. Harkness, \"Logic Decomposition During Technology Mapping\". IEEE ICCAD '95, pp. 264 --271, November 1995."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.277607"},{"key":"e_1_3_2_1_9_1","volume-title":"A System for Sequential Circuits Synthesis (Logic Synthesis Tool)","author":"SIS","year":"1992","unstructured":"SIS : A System for Sequential Circuits Synthesis (Logic Synthesis Tool) . University of California , Berkeley , 1992 . SIS: A System for Sequential Circuits Synthesis (Logic Synthesis Tool). University of California, Berkeley, 1992."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307559"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378526"}],"event":{"name":"SBCCI04: 17th Symposium on Integrated Circuits and System Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Pernambuco Brazil","acronym":"SBCCI04"},"container-title":["Proceedings of the 17th symposium on Integrated circuits and system design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016636","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1016568.1016636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:31:04Z","timestamp":1750264264000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1016568.1016636"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,4]]},"references-count":11,"alternative-id":["10.1145\/1016568.1016636","10.1145\/1016568"],"URL":"https:\/\/doi.org\/10.1145\/1016568.1016636","relation":{},"subject":[],"published":{"date-parts":[[2004,9,4]]},"assertion":[{"value":"2004-09-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}