{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:55:27Z","timestamp":1750308927409,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,27]],"date-time":"2004-09-27T00:00:00Z","timestamp":1096243200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,27]]},"DOI":"10.1145\/1017753.1017798","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"278-286","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["Multiple process execution in cache related preemption delay analysis"],"prefix":"10.1145","author":[{"given":"Jan","family":"Staschulat","sequence":"first","affiliation":[{"name":"Technical University of Braunschweig, Braunschweig, Germany"}]},{"given":"Rolf","family":"Ernst","sequence":"additional","affiliation":[{"name":"Technical University of Braunschweig, Braunschweig, Germany"}]}],"member":"320","published-online":{"date-parts":[[2004,9,27]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM Developer Suite (ADS) version 1.2. http:\/\/www.arm.com\/devtools.ns4\/html\/ADS.  ARM Developer Suite (ADS) version 1.2. http:\/\/www.arm.com\/devtools.ns4\/html\/ADS."},{"key":"e_1_3_2_1_2_1","volume-title":"ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-Time Systems","author":"Basumallick Swagato","year":"1994","unstructured":"Swagato Basumallick and Kelvin Nilsen . Cache issues in real-time systems . In ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-Time Systems , 1994 . Swagato Basumallick and Kelvin Nilsen. Cache issues in real-time systems. In ACM SIGPLAN Workshop on Language, Compiler and Tool Support for Real-Time Systems, 1994."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/524958.828345"},{"key":"e_1_3_2_1_4_1","volume-title":"Hard Real-Time Computing Systems","author":"Buttazzo G.","year":"1997","unstructured":"G. Buttazzo . Hard Real-Time Computing Systems . Norwell, MA : Kluwer , 1997 . G. Buttazzo. Hard Real-Time Computing Systems. Norwell, MA: Kluwer, 1997."},{"key":"e_1_3_2_1_5_1","volume-title":"IEEE Real-Time Embedded System Workshop","author":"Campoy Marti","year":"2001","unstructured":"Marti Campoy , A. Perles Ivars , and J. V. Busquets-Mataix . Static use of locking caches in multitask preemptive real-time systems . In IEEE Real-Time Embedded System Workshop , December 2001 . Marti Campoy, A. Perles Ivars, and J. V. Busquets-Mataix. Static use of locking caches in multitask preemptive real-time systems. In IEEE Real-Time Embedded System Workshop, December 2001."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/580549.835290"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502220"},{"key":"e_1_3_2_1_8_1","unstructured":"Jan Edler and Mark D. Hill. Dinero IV Trace-Driven Uniprocessor Cache Simulator. http:\/\/www.cs.wisc.edu\/~markhill\/DineroIV.  Jan Edler and Mark D. Hill. Dinero IV Trace-Driven Uniprocessor Cache Simulator. http:\/\/www.cs.wisc.edu\/~markhill\/DineroIV."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008186323068"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1998.684945"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1026576831370"},{"key":"e_1_3_2_1_12_1","unstructured":"Infineon. Tricore 1 manual http:\/\/www.infineon.com\/cgi\/ecrm.dll\/ecrm\/scripts\/prod_ov.jsp?oid=30926&cat_oid=-8362.  Infineon. Tricore 1 manual http:\/\/www.infineon.com\/cgi\/ecrm.dll\/ecrm\/scripts\/prod_ov.jsp?oid=30926&cat_oid=-8362."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/646905.710488"},{"key":"e_1_3_2_1_14_1","first-page":"229","volume-title":"IEEE Real-Time Systems Symposium","author":"Kirk D. B.","year":"1989","unstructured":"D. B. Kirk . Smart (strategic memory allocation for real-time) cache design . In IEEE Real-Time Systems Symposium , pages 229 -- 239 , 1989 . D. B. Kirk. Smart (strategic memory allocation for real-time) cache design. In IEEE Real-Time Systems Symposium, pages 229--239, 1989."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.689649"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.950317"},{"key":"e_1_3_2_1_17_1","volume-title":"Performance Analysis of Real-Time Embedded Software","author":"Malik Sharad","year":"1999","unstructured":"Sharad Malik and Yau-Tsun Steven Li . Performance Analysis of Real-Time Embedded Software . Kluwer Academic Publishers , 1999 . Sharad Malik and Yau-Tsun Steven Li. Performance Analysis of Real-Time Embedded Software. Kluwer Academic Publishers, 1999."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944698"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5107-2","volume-title":"Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration","author":"Panda Preeti Ranjan","year":"1999","unstructured":"Preeti Ranjan Panda , Nikil D. Dutt , and Alexandru Nicolau . Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration . Kluwer Academic Publishers ,Norwell, MA, 1999 . Preeti Ranjan Panda, Nikil D. Dutt, and Alexandru Nicolau. Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration. Kluwer Academic Publishers,Norwell, MA, 1999."},{"key":"e_1_3_2_1_20_1","volume-title":"In Workshop on Real-Time Embedded Systems","author":"Stefan","year":"2001","unstructured":"Stefan M. Petters and Georg F\u00e4rber. Scheduling analysis with respect to hardware related preemption delay . In In Workshop on Real-Time Embedded Systems , London, United Kingdom , December 3 2001 . (Satellite Workshop of The IEEE Real-Time Systems Symposium (RTSS 2001)). Stefan M. Petters and Georg F\u00e4rber. Scheduling analysis with respect to hardware related preemption delay. In In Workshop on Real-Time Embedded Systems, London, United Kingdom, December 3 2001. (Satellite Workshop of The IEEE Real-Time Systems Symposium (RTSS 2001))."},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS'02)","author":"Puaut Isabelle","year":"2002","unstructured":"Isabelle Puaut and David Decotigny . Low-complexity algorihtms ofr static cache locking in multitasking hard real-time systems . In Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS'02) , 2002 . Isabelle Puaut and David Decotigny. Low-complexity algorihtms ofr static cache locking in multitasking hard real-time systems. In Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS'02), 2002."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1890629.1890654"},{"key":"e_1_3_2_1_23_1","unstructured":"Friedhelm Stappert. Wcet benchmarks. http:\/\/www.c-lab.de\/home\/de\/people\/people.php?id=Stappert_Friedhelm_00.  Friedhelm Stappert. Wcet benchmarks. http:\/\/www.c-lab.de\/home\/de\/people\/people.php?id=Stappert_Friedhelm_00."},{"key":"e_1_3_2_1_24_1","volume-title":"TU Braunschweig","author":"Staschulat Jan","year":"2003","unstructured":"Jan Staschulat and Rolf Ernst . Cache effects in multi process real-time systems with preemptive scheduling. Technical report, IDA , TU Braunschweig , Germany , November 2003 . Jan Staschulat and Rolf Ernst. Cache effects in multi process real-time systems with preemptive scheduling. Technical report, IDA, TU Braunschweig, Germany, November 2003."},{"key":"e_1_3_2_1_25_1","volume-title":"TU Braunschweig","author":"Staschulat Jan","year":"2004","unstructured":"Jan Staschulat and Rolf Ernst . Crpd independence for multiple process execution. Technical report, IDA , TU Braunschweig , March 2004 . Jan Staschulat and Rolf Ernst. Crpd independence for multiple process execution. Technical report, IDA, TU Braunschweig, March 2004."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/334012.334025"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/579529"},{"key":"e_1_3_2_1_28_1","volume-title":"Design Automation for Embedded Systems","author":"Wolf Fabian","year":"2002","unstructured":"Fabian Wolf , Jan Staschulat , and Rolf Ernst . Hybrid cache analysis in running time verification of embedded software . Design Automation for Embedded Systems , 2002 . Fabian Wolf, Jan Staschulat, and Rolf Ernst. Hybrid cache analysis in running time verification of embedded software. Design Automation for Embedded Systems, 2002."}],"event":{"name":"EMSOFT04: Fourth ACM International Conference on Embedded Software 2004","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Pisa Italy","acronym":"EMSOFT04"},"container-title":["Proceedings of the 4th ACM international conference on Embedded software"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1017753.1017798","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1017753.1017798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:36:46Z","timestamp":1750282606000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1017753.1017798"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,27]]},"references-count":28,"alternative-id":["10.1145\/1017753.1017798","10.1145\/1017753"],"URL":"https:\/\/doi.org\/10.1145\/1017753.1017798","relation":{},"subject":[],"published":{"date-parts":[[2004,9,27]]},"assertion":[{"value":"2004-09-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}