{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:56:36Z","timestamp":1750308996402,"version":"3.41.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2004,9,1]],"date-time":"2004-09-01T00:00:00Z","timestamp":1093996800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2004,9]]},"abstract":"<jats:p>Dynamic voltage scaling (DVS) has become an important dynamic power-management technique to save energy. DVS tunes the power-performance tradeoff to the needs of the application. The goal is to minimize energy consumption while meeting performance needs. Since CPU power consumption is strongly dependent on the supply voltage, DVS exploits the ability to control the power consumption by varying a processor's supply voltage and clock frequency. However, because of the energy and time overhead associated with switching DVS modes, DVS control has been used mainly at the interprogram level.In this paper, we explore the opportunities and limits of intraprogram DVS scheduling. An analytical model is derived to predict the maximum energy savings that can be obtained using intraprogram DVS given a few known program and processor parameters. This model gives insights into scenarios where energy consumption benefits from intraprogram DVS and those where there is no benefit. The model helps us extrapolate the benefits of intraprogram DVS into the future as processor parameters change. We then examine how much of these predicted benefits can actually be achieved through compile-time optimal settings of DVS modes. We extend an existing mixed-integer linear program formulation for this scheduling problem by accurately accounting for DVS energy switching overhead, by providing finer-grained control on settings and by considering multiple data categories in the optimization. Overall, this research provides a comprehensive view of intraprogram compile-time DVS management, providing both practical techniques for its immediate deployment as well theoretical bounds for use into the future.<\/jats:p>","DOI":"10.1145\/1022969.1022973","type":"journal-article","created":{"date-parts":[[2005,8,1]],"date-time":"2005-08-01T17:31:42Z","timestamp":1122917502000},"page":"323-367","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Intraprogram dynamic voltage scaling"],"prefix":"10.1145","volume":"1","author":[{"given":"Fen","family":"Xie","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Margaret","family":"Martonosi","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9]]},"reference":[{"volume-title":"Proceedings of the Languages, Compilers, and Tools for Embedded Systems(LCTES'03)","author":"AbouGhazaleh N.","key":"e_1_2_1_1_1"},{"key":"e_1_2_1_2_1","unstructured":"Advanced Micro Devices Corporation. 2002. AMD-K6 Processor Mobile Tech Docs. Available at http:\/\/www.amd.com.]] Advanced Micro Devices Corporation. 2002. AMD-K6 Processor Mobile Tech Docs. Available at http:\/\/www.amd.com.]]"},{"volume-title":"Proceedings of the 27th International Symposium on Computer Architecture.]] 10","author":"Brooks D.","key":"e_1_2_1_3_1"},{"volume-title":"Proceedings of International Symposium on Low Power Electronics and Design (ISLPED-00)","author":"Burd T.","key":"e_1_2_1_4_1"},{"key":"e_1_2_1_5_1","unstructured":"Burger D. Austin T. M. and Bennett S. 1996. . . . The Computer Sciences Department.]] Burger D. Austin T. M. and Bennett S. 1996. Evaluating Future Microprocessors: The SimpleScalar Tool Set. Tech. rep. TR-1308. University of Wisconsin-Madison Computer Sciences Department.]]"},{"volume-title":"2001 Symposium on VLSI Circuits, Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits.]]","author":"Clark L.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Flautner K. Reinhardt S. and Mudge T. 2001. . . . In Mobile Computing and Networking. 260--271.]] 10.1145\/381677.381702 Flautner K. Reinhardt S. and Mudge T. 2001. Automatic performance setting for dynamic voltage scaling. In Mobile Computing and Networking. 260--271.]] 10.1145\/381677.381702","DOI":"10.1145\/381677.381702"},{"volume-title":"AMPL: A Modeling Language for Mathematical Programming","year":"1993","author":"Fourer R.","key":"e_1_2_1_8_1"},{"volume-title":"Workshop on Complexity-Effective Design.]]","author":"Ghiasi S.","key":"e_1_2_1_9_1"},{"volume-title":"Proceedings of Workshop on Power-Aware Computer Systems (PACS'02)","author":"Hsu C.","key":"e_1_2_1_10_1"},{"volume-title":"Proceedings of ACM SIGPLAN Conference on Programming Languages, Design, and Implementation (PLDI'03)","author":"Hsu C.","key":"e_1_2_1_11_1"},{"volume-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture (MICRO-34)","author":"Hughes C.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","unstructured":"Ilog Cplex. 2002. Web Page for ILOG CPLEX Mathematical Programming Software. Available from http:\/\/ilog.com\/products\/cplex\/.]] Ilog Cplex. 2002. Web Page for ILOG CPLEX Mathematical Programming Software. Available from http:\/\/ilog.com\/products\/cplex\/.]]"},{"volume-title":"Proceedings of the 2001 International Symposium on Low Power Electronics and Design. 34--39","author":"Im C.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","unstructured":"Intel Corp. 2003a. Intel\u00ae SA-1110 Processor Developer's Manual. Available at http:\/\/developer.intel.com\/design\/strong\/.]] Intel Corp. 2003a. Intel\u00ae SA-1110 Processor Developer's Manual. Available at http:\/\/developer.intel.com\/design\/strong\/.]]"},{"key":"e_1_2_1_16_1","unstructured":"Intel Corp. 2003b. Intel XscaleTM Core Developer's Manual. Available at http:\/\/developer.intel.com\/design\/intelxscale\/.]] Intel Corp. 2003b. Intel XscaleTM Core Developer's Manual. Available at http:\/\/developer.intel.com\/design\/intelxscale\/.]]"},{"volume-title":"International Symposium on Low Power Electronics and Design (ISLPED-98)","author":"Ishihara T.","key":"e_1_2_1_17_1"},{"volume-title":"Proceedings of the 2002 IEEE\/ACM International Conference on Computer-Aided Design. 379--386","author":"Iyer A.","key":"e_1_2_1_18_1"},{"volume-title":"Proceedings of the 12th IEEE Symposium on Real-Time Systems. 129--139","author":"Jeffay K.","key":"e_1_2_1_19_1"},{"volume-title":"Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. 164--169","author":"Jejurikar R.","key":"e_1_2_1_20_1"},{"volume-title":"International Symposium on Low Power Electronics and Design (ISLPED).]] 10","author":"Joseph R.","key":"e_1_2_1_21_1"},{"volume-title":"Proceedings of the 30th International Symposium on Microarchitecture.]]","author":"Lee C.","key":"e_1_2_1_22_1"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337785"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"volume-title":"Proceedings of the International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS","year":"2001","author":"Lorch J.","key":"e_1_2_1_25_1"},{"volume-title":"International Conference on VLSI Design.]]","author":"Luo J.","key":"e_1_2_1_26_1"},{"volume-title":"Proceedings of The 30th Annual International Symposium on Computer Architecture (ISCA-30)","author":"Magklis G.","key":"e_1_2_1_27_1"},{"volume-title":"Workshop on Complexity-Effective Design.]]","author":"Marculescu D.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","unstructured":"MediaBench II. 2003. Web page for MediaBench II. Available at http:\/\/cares.icsl.ucla.edu\/MediaBenchII\/.]] MediaBench II. 2003. Web page for MediaBench II. Available at http:\/\/cares.icsl.ucla.edu\/MediaBenchII\/.]]"},{"key":"e_1_2_1_30_1","unstructured":"MpegTv. 1998. Mpeg Video Test Bitstreams. Available at http:\/\/www.mpeg.org\/MPEG\/video.html.]] MpegTv. 1998. Mpeg Video Test Bitstreams. Available at http:\/\/www.mpeg.org\/MPEG\/video.html.]]"},{"volume-title":"Proceedings of the 18th ACM Symposium on Operating Systems Principles.]] 10","year":"2034","author":"Pillai P.","key":"e_1_2_1_31_1"},{"volume-title":"Proceedings of the International Conference on Computer Aided Design.]]","author":"Qu G.","key":"e_1_2_1_32_1"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"volume-title":"Joint Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'02) and Software and Compilers for Embedded Systems (SCOPES'02)","author":"Saputra H.","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","unstructured":"Semiconductor Industry Association. 2001. International Technology Roadmap for Semiconductors. Available at http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm.]] Semiconductor Industry Association. 2001. International Technology Roadmap for Semiconductors. Available at http:\/\/public.itrs.net\/Files\/2001ITRS\/Home.htm.]]"},{"key":"e_1_2_1_36_1","first-page":"2","article-title":"Intra-task voltage scheduling for low-energy hard real-time applications","volume":"18","author":"Shin D.","year":"2001","journal-title":"IEEE Des. Test Comput."},{"volume-title":"Proceedings of the 14th International Conference on VLSI Design.]]","author":"Sinha A.","key":"e_1_2_1_37_1"},{"volume-title":"Asia South Pacific Design Automation Conference (ASP-DAC'01)","author":"Swaminathan V.","key":"e_1_2_1_38_1"},{"volume-title":"Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02)","author":"Swaminathan V.","key":"e_1_2_1_39_1"},{"volume-title":"the 1st Symposium on Operating Systems Design and Implementation (OSDI-94)","author":"Weiser M.","key":"e_1_2_1_40_1"},{"volume-title":"Proceedings of ACM SIGPLAN Conference on Programming Languages, Design, and Implementation (PLDI'03)","author":"Xie F.","key":"e_1_2_1_41_1"},{"volume-title":"Proceedings of the ASP-DAC 2003 Design Automation Conference. 65--70","year":"1977","author":"Zhang Y.","key":"e_1_2_1_42_1"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1022969.1022973","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1022969.1022973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T21:41:25Z","timestamp":1750282885000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1022969.1022973"}},"subtitle":["Bounding opportunities with analytic modeling"],"short-title":[],"issued":{"date-parts":[[2004,9]]},"references-count":42,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2004,9]]}},"alternative-id":["10.1145\/1022969.1022973"],"URL":"https:\/\/doi.org\/10.1145\/1022969.1022973","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2004,9]]},"assertion":[{"value":"2004-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}