{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:44:23Z","timestamp":1750308263889,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,22]],"date-time":"2004-09-22T00:00:00Z","timestamp":1095811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,22]]},"DOI":"10.1145\/1023833.1023839","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"24-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Cluster miss prediction with prefetch on miss for embedded CPU instruction caches"],"prefix":"10.1145","author":[{"given":"Ken","family":"Batcher","sequence":"first","affiliation":[{"name":"Kent State University, Cisco Systems, Richfield, OH"}]},{"given":"Robert","family":"Walker","sequence":"additional","affiliation":[{"name":"Kent State University, Kent, OH"}]}],"member":"320","published-online":{"date-parts":[[2004,9,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989039"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_4_1","first-page":"593","volume-title":"T. Instruction Prefetching Using Branch Prediction Information. Proceedings of the International Conference on Computer Design","author":"Chen I.","year":"1997"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337523"},{"key":"e_1_3_2_1_7_1","unstructured":"Furber S. ARM System-on-chip Architecture. 2nd Edition. Addison Wesley Publishers. United Kingdom. 2000.   Furber S. ARM System-on-chip Architecture. 2nd Edition. Addison Wesley Publishers. United Kingdom. 2000."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/110382.110406"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.677221"},{"key":"e_1_3_2_1_10_1","first-page":"119","volume-title":"L. Software-Assisted Cache Replacement Mechanisms for Embedded Systems. Proceedings of the International Conference on Computer-Aided Design","author":"Jain P.","year":"2001"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285998"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(93)90257-L"},{"first-page":"62","volume-title":"Proceedings of the 14th IEEE Real-Time Systems Symposium","author":"Kim S.","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","first-page":"182","volume-title":"T. Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors. Proceedings of the 31st Annual International Symposium on Microarchitecture","author":"Luk C.","year":"1998"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/166955.167023"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192014"},{"key":"e_1_3_2_1_18_1","first-page":"90","volume-title":"A. Architectural Exploration and Optimization of Local Memory in Embedded Systems. 10th International Symposium on System Synthesis","author":"Panda P.","year":"1997"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/243846.243854"},{"key":"e_1_3_2_1_20_1","first-page":"168","volume-title":"Proceedings of 11th workshop on Synthesis and System Integration of Mixed Information Tech. (SASIMI'03)","author":"Tan Y.","year":"2003"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951747"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2003.1220695"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/369028.369059"}],"event":{"name":"CASES04: 2004 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Washington DC USA","acronym":"CASES04"},"container-title":["Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023839","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1023833.1023839","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:23:53Z","timestamp":1750267433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023839"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,22]]},"references-count":22,"alternative-id":["10.1145\/1023833.1023839","10.1145\/1023833"],"URL":"https:\/\/doi.org\/10.1145\/1023833.1023839","relation":{},"subject":[],"published":{"date-parts":[[2004,9,22]]},"assertion":[{"value":"2004-09-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}