{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:44:23Z","timestamp":1750308263189,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,22]],"date-time":"2004-09-22T00:00:00Z","timestamp":1095811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,22]]},"DOI":"10.1145\/1023833.1023847","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"85-92","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Plug-in of power models in the StepNP exploration platform"],"prefix":"10.1145","author":[{"given":"Giovanni","family":"Beltrame","sequence":"first","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2004,9,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047740"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/968880.969269"},{"key":"e_1_3_2_1_4_1","unstructured":"SystemC 2.0 User's Guide.www.systemc.org  SystemC 2.0 User's Guide.www.systemc.org"},{"key":"e_1_3_2_1_5_1","volume-title":"PIRATE: A Framework for Power\/Performance Exploration of Network-On-Chip Architectures. In PATMOS-04: Proceedings of International Workshop on Power and Timing Modeling, Optimization and Simulation","author":"Palermo G.","year":"2004","unstructured":"G. Palermo and C. Silvano . PIRATE: A Framework for Power\/Performance Exploration of Network-On-Chip Architectures. In PATMOS-04: Proceedings of International Workshop on Power and Timing Modeling, Optimization and Simulation September , 2004 . G. Palermo and C. Silvano. PIRATE: A Framework for Power\/Performance Exploration of Network-On-Chip Architectures. In PATMOS-04: Proceedings of International Workshop on Power and Timing Modeling, Optimization and Simulation September, 2004."},{"key":"e_1_3_2_1_6_1","volume-title":"On-Chip Micro-Network. In DATE-03: Proceedings of Design, Automation and Test in Europe","author":"Adriahantenaina A.","year":"2003","unstructured":"A. Adriahantenaina , H. Charlery , A. Greiner , L. Mortiez , and C.A. Zeferino . SPIN: A Scalable, Packet Switched , On-Chip Micro-Network. In DATE-03: Proceedings of Design, Automation and Test in Europe March , 2003 . A. Adriahantenaina, H. Charlery, A. Greiner, L. Mortiez, and C.A. Zeferino. SPIN: A Scalable, Packet Switched, On-Chip Micro-Network. In DATE-03: Proceedings of Design, Automation and Test in Europe March, 2003."},{"key":"e_1_3_2_1_7_1","unstructured":"www.sonicsinc.com  www.sonicsinc.com"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379047"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804107"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/335043.335044"},{"key":"e_1_3_2_1_14_1","volume-title":"Orion: A Power-Performance Simulator for Interconnection Networks.In MICRO-35: Proceedings of 35th International Symposium on Microarchitecture","author":"Wang H.S.","year":"2002","unstructured":"H.S. Wang , X. Zhu , L.S. Peh , and S. Malik . Orion: A Power-Performance Simulator for Interconnection Networks.In MICRO-35: Proceedings of 35th International Symposium on Microarchitecture 2002 . H.S. Wang, X. Zhu, L.S. Peh, and S. Malik. Orion: A Power-Performance Simulator for Interconnection Networks.In MICRO-35: Proceedings of 35th International Symposium on Microarchitecture 2002."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776059"},{"key":"e_1_3_2_1_16_1","first-page":"408","volume-title":"Power Constrained Design of Multiprocessor Interconnection Networks. In ICCD-97: Proceedings of International Conference on Computer Design","author":"Patel C.","year":"1997","unstructured":"C. Patel , S. Chai , S. Yalamanchili , and D. Schimmel . Power Constrained Design of Multiprocessor Interconnection Networks. In ICCD-97: Proceedings of International Conference on Computer Design pages 408 -- 416 , October , 1997 . C. Patel, S. Chai, S. Yalamanchili, and D. Schimmel. Power Constrained Design of Multiprocessor Interconnection Networks. In ICCD-97: Proceedings of International Conference on Computer Design pages 408--416, October, 1997."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514051"},{"key":"e_1_3_2_1_18_1","first-page":"344","volume-title":"Packetized On-Chip Interconnect Communication Analysis for MPSoC. In DATE-03: Proceedings of Design, Automation and Test in Europe","author":"Ye T.T.","year":"2003","unstructured":"T.T. Ye , L. Benini , and G. De Micheli . Packetized On-Chip Interconnect Communication Analysis for MPSoC. In DATE-03: Proceedings of Design, Automation and Test in Europe pages 344 -- 349 , March , 2003 . T.T. Ye, L. Benini, and G. De Micheli. Packetized On-Chip Interconnect Communication Analysis for MPSoC. In DATE-03: Proceedings of Design, Automation and Test in Europe pages 344--349, March, 2003."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804104"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263310"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.371965"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775943"}],"event":{"name":"CASES04: 2004 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Washington DC USA","acronym":"CASES04"},"container-title":["Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023847","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1023833.1023847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:23:53Z","timestamp":1750267433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023847"}},"subtitle":["analysis of power\/performance trade-offs"],"short-title":[],"issued":{"date-parts":[[2004,9,22]]},"references-count":21,"alternative-id":["10.1145\/1023833.1023847","10.1145\/1023833"],"URL":"https:\/\/doi.org\/10.1145\/1023833.1023847","relation":{},"subject":[],"published":{"date-parts":[[2004,9,22]]},"assertion":[{"value":"2004-09-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}