{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T06:13:13Z","timestamp":1775283193164,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,22]],"date-time":"2004-09-22T00:00:00Z","timestamp":1095811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,22]]},"DOI":"10.1145\/1023833.1023849","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"104-115","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":70,"title":["High-level power analysis for on-chip networks"],"prefix":"10.1145","author":[{"given":"Noel","family":"Eisley","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}]}],"member":"320","published-online":{"date-parts":[[2004,9,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.277793"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.97897"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.966497"},{"key":"e_1_3_2_1_4_1","volume-title":"Symp. System Synthesis, Invited Talk","author":"Benini L.","year":"2002","unstructured":"L. Benini , G. De Micheli , \"Powering networks on chips,\" presented at the Int . Symp. System Synthesis, Invited Talk , Montreal, Canada , 2002 .]] L. Benini, G. De Micheli, \"Powering networks on chips,\" presented at the Int. Symp. System Synthesis, Invited Talk, Montreal, Canada, 2002.]]"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871531"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.53599"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_10_1","unstructured":"W. J. Dally B. Towles \"Principles and Practices of Interconnection Networks \" Morgan Kaufmann 2003.]]   W. J. Dally B. Towles \"Principles and Practices of Interconnection Networks \" Morgan Kaufmann 2003.]]"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_12_1","volume-title":"IEEE Symposium on VLSI Circuits","author":"Ho R.","year":"2003","unstructured":"R. Ho , K. Mai , M. Horowitz , \" Efficient On-Chip Global Interconnects,\" IEEE Symposium on VLSI Circuits , June 2003 .]] R. Ho, K. Mai, M. Horowitz, \"Efficient On-Chip Global Interconnects,\" IEEE Symposium on VLSI Circuits, June 2003.]]"},{"key":"e_1_3_2_1_13_1","unstructured":"J. Hu Y. Deng R. Marculescu. \"System-Level Point-to-Point Communication Synthesis Using Floorplanning Information \" ASP-DAC\/VLSI January 2002.]]   J. Hu Y. Deng R. Marculescu. \"System-Level Point-to-Point Communication Synthesis Using Floorplanning Information \" ASP-DAC\/VLSI January 2002.]]"},{"key":"e_1_3_2_1_14_1","first-page":"884","volume-title":"A Tool for Instantiating Application Specific Networks on Chip,\" in Proc. of International Conference on Design and Test Europe","author":"Jalabert A.","year":"2004","unstructured":"A. Jalabert , S. Murali , L. Benini , G. De .Micheli, \"XpipesCompiler : A Tool for Instantiating Application Specific Networks on Chip,\" in Proc. of International Conference on Design and Test Europe , pp. 884 -- 889 , 2004 .]] A. Jalabert, S. Murali, L. Benini, G.De.Micheli, \"XpipesCompiler: A Tool for Instantiating Application Specific Networks on Chip,\" in Proc. of International Conference on Design and Test Europe, pp. 884--889, 2004.]]"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378553"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.736181"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339673"},{"key":"e_1_3_2_1_20_1","volume-title":"Automation and Test in Europe Conference and Exhibition","author":"Murali S.","year":"2004","unstructured":"S. Murali , G. De Micheli , \" Bandwidth-Constrained Mapping of Cores onto NoC Architectures ,\" Design , Automation and Test in Europe Conference and Exhibition Volume II , February , 2004 .]] S. Murali, G. De Micheli, \"Bandwidth-Constrained Mapping of Cores onto NoC Architectures,\" Design, Automation and Test in Europe Conference and Exhibition Volume II, February, 2004.]]"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859641"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_26_1","first-page":"341","volume-title":"Symp. on High-Speed Comp. Arch.","author":"Taylor M. B.","year":"2003","unstructured":"M. B. Taylor , W. Lee , S. Amarasinghe , A. Agarwal , \" Scalar Operand Networks : On-Chip Interconnect for ILP in Partitioned Architectures,\" in Proc. of the 9th Int . Symp. on High-Speed Comp. Arch. , p. 341 , February 2003 .]] M. B. Taylor, W. Lee, S. Amarasinghe, A. Agarwal, \"Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures,\" in Proc. of the 9th Int. Symp. on High-Speed Comp. Arch., p. 341, February 2003.]]"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the 35th Int. Symp. on Microarchitecture","author":"Vachharajani M.","year":"2002","unstructured":"M. Vachharajani , N. Vachharajani , D. Penry , J. Blome , D.I. August , \" Microarchitectural Exploration with Liberty ,\" in Proceedings of the 35th Int. Symp. on Microarchitecture , November 2002 .]] M. Vachharajani, N. Vachharajani, D. Penry, J. Blome, D.I. August, \"Microarchitectural Exploration with Liberty,\" in Proceedings of the 35th Int. Symp. on Microarchitecture, November 2002.]]"},{"key":"e_1_3_2_1_29_1","first-page":"695","volume-title":"Int. Conf. on Circuits and Systems","volume":"4","author":"Vallerio K. S.","year":"2002","unstructured":"K. S. Vallerio and N. K. Jha , \" Task Graph Transformation to Aid System Synthesis,\" in Proc . Int. Conf. on Circuits and Systems , vol. 4 , pp. 695 -- 698 , May 2002 .]] K. S. Vallerio and N. K. Jha, \"Task Graph Transformation to Aid System Synthesis,\" in Proc. Int. Conf. on Circuits and Systems, vol. 4, pp. 695--698, May 2002.]]"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"e_1_3_2_1_31_1","volume-title":"A Power-Performance Simulator for Interconnection Networks,\" in Proc. of MICRO","author":"Wang H-S.","year":"2002","unstructured":"H-S. Wang , X. Zhu , L-S. Peh , S. Malik , \"Orion : A Power-Performance Simulator for Interconnection Networks,\" in Proc. of MICRO 35, November , 2002 .]] H-S. Wang, X. Zhu, L-S. Peh, S. Malik, \"Orion: A Power-Performance Simulator for Interconnection Networks,\" in Proc. of MICRO 35, November, 2002.]]"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_1_33_1","first-page":"288","volume-title":"of the 1995 IEEE\/ACM international conf. on Computer-aided design","author":"Yen T-Y.","year":"1995","unstructured":"T-Y. Yen , W. Wolf , \" Communication synthesis for distributed embedded systems,\" in Proc , of the 1995 IEEE\/ACM international conf. on Computer-aided design , pp. 288 -- 294 , November , 1995 .]] T-Y. Yen, W. Wolf, \"Communication synthesis for distributed embedded systems,\" in Proc, of the 1995 IEEE\/ACM international conf. on Computer-aided design, pp. 288--294, November, 1995.]]"},{"key":"e_1_3_2_1_34_1","unstructured":"http:\/\/www.eecs.umich.edu\/mibench]]  http:\/\/www.eecs.umich.edu\/mibench]]"},{"key":"e_1_3_2_1_35_1","unstructured":"http:\/\/www.intel.com\/products\/server\/processors\/server\/itanium\/]]  http:\/\/www.intel.com\/products\/server\/processors\/server\/itanium\/]]"},{"key":"e_1_3_2_1_36_1","unstructured":"http:\/\/www.simplescalar.com]]  http:\/\/www.simplescalar.com]]"},{"key":"e_1_3_2_1_37_1","unstructured":"http:\/\/www.spec.org]]  http:\/\/www.spec.org]]"}],"event":{"name":"CASES04: 2004 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","location":"Washington DC USA","acronym":"CASES04","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023849","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1023833.1023849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:23:53Z","timestamp":1750267433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023849"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,22]]},"references-count":37,"alternative-id":["10.1145\/1023833.1023849","10.1145\/1023833"],"URL":"https:\/\/doi.org\/10.1145\/1023833.1023849","relation":{},"subject":[],"published":{"date-parts":[[2004,9,22]]},"assertion":[{"value":"2004-09-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}