{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:44:23Z","timestamp":1750308263480,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,22]],"date-time":"2004-09-22T00:00:00Z","timestamp":1095811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,22]]},"DOI":"10.1145\/1023833.1023860","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"190-201","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["General loop fusion technique for nested loops considering timing and code size"],"prefix":"10.1145","author":[{"given":"Meilin","family":"Liu","sequence":"first","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]},{"given":"Zili","family":"Shao","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Richardson, TX"}]}],"member":"320","published-online":{"date-parts":[[2004,9,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Optimizing Compilers for Modern Architectures","author":"Allen R.","year":"2001","unstructured":"R. Allen and K. Kennedy . Optimizing Compilers for Modern Architectures . Morgan Kaufmann Publishers, Inc. , 2001 .]] R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures. Morgan Kaufmann Publishers, Inc., 2001.]]"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/520793.825721"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/857198.857950"},{"key":"e_1_3_2_1_4_1","first-page":"29","volume-title":"Proceedings of the 3rd~IEEE\/ACM Workshop on Media and Streaming Processors","author":"Granston E.","year":"2001","unstructured":"E. Granston , R. Scales , E. Stotzer , A. Ward , and J. Zbiciak . Controlling code size of software-pipelined loops on the TMS320C6000 VLIW DSP architecture . In Proceedings of the 3rd~IEEE\/ACM Workshop on Media and Streaming Processors , pages 29 -- 38 , Dec. 2001 .]] E. Granston, R. Scales, E. Stotzer, A. Ward, and J. Zbiciak. Controlling code size of software-pipelined loops on the TMS320C6000 VLIW DSP architecture. In Proceedings of the 3rd~IEEE\/ACM Workshop on Media and Streaming Processors, pages 29--38, Dec. 2001.]]"},{"key":"e_1_3_2_1_5_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J.","year":"1995","unstructured":"J. Hennessy and D. Patterson . Computer Architecture: A Quantitative Approach . Morgan Kaufmann Publishers, Inc. , 2nd edition, 1995 .]] J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., 2nd edition, 1995.]]"},{"key":"e_1_3_2_1_6_1","series-title":"Lecture Notes in Computer Science, Number 768","first-page":"301","volume-title":"Languages and Compilers for Parallel Computing","author":"Kennedy K.","year":"1993","unstructured":"K. Kennedy and K. S. Mckinley . Maximizing loop parallelism and improving data locality via loop fusion and distribution . In Languages and Compilers for Parallel Computing , Lecture Notes in Computer Science, Number 768 , Springer-Verlag , Berlin , pages 301 -- 320 , 1993 .]] K. Kennedy and K. S. Mckinley. Maximizing loop parallelism and improving data locality via loop fusion and distribution. In Languages and Compilers for Parallel Computing, Lecture Notes in Computer Science, Number 768, Springer-Verlag, Berlin, pages 301--320, 1993.]]"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.577265"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/233561.233564"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258520"},{"key":"e_1_3_2_1_12_1","volume-title":"ISCA 13th International Conference on Parallel and Distributed Computing Systems","author":"O'Neil T. W.","year":"2000","unstructured":"T. W. O'Neil and E. H.-M. Sha . Minimizing inter-iteration dependencies for loop pipelining . In ISCA 13th International Conference on Parallel and Distributed Computing Systems , Las Vegas, Nevada, pages 412- -417, Aug. 2000 .]] T. W. O'Neil and E. H.-M. Sha. Minimizing inter-iteration dependencies for loop pipelining. In ISCA 13th International Conference on Parallel and Distributed Computing Systems, Las Vegas, Nevada, pages 412--417, Aug. 2000.]]"},{"key":"e_1_3_2_1_13_1","volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation","author":"Parhi K. K.","year":"1999","unstructured":"K. K. Parhi . VLSI Digital Signal Processing Systems: Design and Implementation . John Wiley & Sons , 1999 .]] K. K. Parhi. VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley & Sons, 1999.]]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.114"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.544356"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/513829.513850"},{"issue":"1","key":"e_1_3_2_1_17_1","first-page":"9","article-title":"Efficient polynomial-time nested loop fusion with full parallelism","volume":"10","author":"Sha E. H.-M.","year":"2003","unstructured":"E. H.-M. Sha , T. W. O'Neil , and N. L. Passos . Efficient polynomial-time nested loop fusion with full parallelism . International Journal of Computers and Their Applications , 10 ( 1 ): 9 -- 24 , Mar. 2003 .]] E. H.-M. Sha, T. W. O'Neil, and N. L. Passos. Efficient polynomial-time nested loop fusion with full parallelism. International Journal of Computers and Their Applications, 10(1):9--24, Mar. 2003.]]","journal-title":"International Journal of Computers and Their Applications"},{"issue":"6","key":"e_1_3_2_1_18_1","first-page":"340","article-title":"A parameterized loop fusion algorithm for improving parallelism and cache locality","volume":"40","author":"Singhai S. K.","year":"1997","unstructured":"S. K. Singhai and K. S. Mckinley . A parameterized loop fusion algorithm for improving parallelism and cache locality . The ComputerJournal , 40 ( 6 ): 340 -- 355 , June 1997 .]] S. K. Singhai and K. S. Mckinley. A parameterized loop fusion algorithm for improving parallelism and cache locality. The ComputerJournal, 40(6):340--355, June 1997.]]","journal-title":"The ComputerJournal"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212826"},{"key":"e_1_3_2_1_20_1","volume-title":"High Performance Compilers for Parallel Computing","author":"Wolfe M.","year":"1996","unstructured":"M. Wolfe . High Performance Compilers for Parallel Computing . Addison-Wesley Publishing Company, Inc. , 1996 .]] M. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, Inc., 1996.]]"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/950162.950168"}],"event":{"name":"CASES04: 2004 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Washington DC USA","acronym":"CASES04"},"container-title":["Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023860","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1023833.1023860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:23:53Z","timestamp":1750267433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023860"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,22]]},"references-count":20,"alternative-id":["10.1145\/1023833.1023860","10.1145\/1023833"],"URL":"https:\/\/doi.org\/10.1145\/1023833.1023860","relation":{},"subject":[],"published":{"date-parts":[[2004,9,22]]},"assertion":[{"value":"2004-09-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}