{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:44:23Z","timestamp":1750308263182,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,9,22]],"date-time":"2004-09-22T00:00:00Z","timestamp":1095811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,9,22]]},"DOI":"10.1145\/1023833.1023863","type":"proceedings-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:48Z","timestamp":1097170788000},"page":"212-219","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["An efficient system-on-a-chip design methodology for networking applications"],"prefix":"10.1145","author":[{"given":"Valentina","family":"Salapura","sequence":"first","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights, NY"}]},{"given":"Christos J.","family":"Georgiou","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights, NY"}]},{"given":"Indira","family":"Nair","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center, Yorktown Heights, NY"}]}],"member":"320","published-online":{"date-parts":[[2004,9,22]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"9","volume-title":"A Programmable Scalable Platform for Next Generation Networking. Network Processor Design, Issues and Practices","author":"Georgiou C.J.","year":"2004","unstructured":"Georgiou , C.J. , Salapura , V. , Denneau , M. A Programmable Scalable Platform for Next Generation Networking. Network Processor Design, Issues and Practices , vol. 2 , Chapter 2, Morgan Kaufmann Publishers , San Francisco , California, 2004 , pp. 9 -- 28 Georgiou, C.J., Salapura, V., Denneau, M. A Programmable Scalable Platform for Next Generation Networking. Network Processor Design, Issues and Practices, vol. 2, Chapter 2, Morgan Kaufmann Publishers, San Francisco, California, 2004, pp. 9--28"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of ASIC2003","author":"Brinkmann A.","year":"2003","unstructured":"Brinkmann , A. , Niemann , J.C. , Hehemann , I. , Langen , D. , Porrmann , M. , and Ruckert , U . On-Chip Interconnects for Next Generation System-on-Chips . In Proceedings of ASIC2003 , Sept. 26-27, 2003 , Rochester, New York. Brinkmann, A., Niemann, J.C., Hehemann, I., Langen, D., Porrmann, M., and Ruckert, U. On-Chip Interconnects for Next Generation System-on-Chips. In Proceedings of ASIC2003, Sept. 26-27, 2003, Rochester, New York."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047744"},{"key":"e_1_3_2_1_4_1","unstructured":"IBM Corporation. CoreConnect bus architecture. http:\/\/www-3.ibm.com\/chips\/products coreconnect\/  IBM Corporation. CoreConnect bus architecture. http:\/\/www-3.ibm.com\/chips\/products coreconnect\/"},{"key":"e_1_3_2_1_5_1","unstructured":"IBM Corporation. IBM introduces PowerPC 440 embedded processor. http:\/\/www-3.ibm.com\/chips\/news\/__2003\/ 0922_440ep.html  IBM Corporation. IBM introduces PowerPC 440 embedded processor. http:\/\/www-3.ibm.com\/chips\/news\/__2003\/ 0922_440ep.html"},{"key":"e_1_3_2_1_6_1","unstructured":"ARM. Processor Cores Overview. http:\/\/www.arm.com\/ armtech\/cpus?OpenDocument  ARM. Processor Cores Overview. http:\/\/www.arm.com\/ armtech\/cpus?OpenDocument"},{"key":"e_1_3_2_1_7_1","unstructured":"MIPS. MIPS32 4KP - Embedded MIPS Processor Core. http:\/\/www.ce.chalmers.se\/~thomasl\/inlE\/ mips32_4Kp_brief.pdf  MIPS. MIPS32 4KP - Embedded MIPS Processor Core. http:\/\/www.ce.chalmers.se\/~thomasl\/inlE\/ mips32_4Kp_brief.pdf"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the Euromicro Symposium on Digital System Design (DSS'01)","author":"Ryu K.K.","year":"2001","unstructured":"Ryu , K.K. , Shin , E. , and Mooney , V.J . A Comparison of Five Different Multiprocessor SoC Bus Architectures . In Proceedings of the Euromicro Symposium on Digital System Design (DSS'01) , Warsaw, Poland , September 2001 . Ryu, K.K., Shin, E., and Mooney, V.J. A Comparison of Five Different Multiprocessor SoC Bus Architectures. In Proceedings of the Euromicro Symposium on Digital System Design (DSS'01), Warsaw, Poland, September 2001."},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of Hot Chips 12","author":"Heddes M.","year":"2000","unstructured":"Heddes , M. IBM Power Network processor architecture . In Proceedings of Hot Chips 12 , Palo Alto, CA, USA , August 2000 , IEEE Computer Society Heddes, M. IBM Power Network processor architecture. In Proceedings of Hot Chips 12, Palo Alto, CA, USA, August 2000, IEEE Computer Society"},{"key":"e_1_3_2_1_10_1","unstructured":"NEC's New TCP\/IP Offload Engine Powered by 10 Tensilica Xtensa Processor Cores. http:\/\/www.tensilica.com\/ html\/pr_2003_05_12.html  NEC's New TCP\/IP Offload Engine Powered by 10 Tensilica Xtensa Processor Cores. http:\/\/www.tensilica.com\/ html\/pr_2003_05_12.html"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/648198.751339"},{"key":"e_1_3_2_1_12_1","unstructured":"Internet Engineering Task Force. Small Computer Systems Interface protocol over the Internet (iSCSI) Requirements and Design Considerations. Request for Comments: 3347. ftp:\/\/ftp.rfc-editor.org\/in-notes\/ rfc3347.txt  Internet Engineering Task Force. Small Computer Systems Interface protocol over the Internet (iSCSI) Requirements and Design Considerations. Request for Comments: 3347. ftp:\/\/ftp.rfc-editor.org\/in-notes\/ rfc3347.txt"},{"key":"e_1_3_2_1_13_1","unstructured":"Functional specification of SystemC 2.0. http:\/\/www.systemc.org\/  Functional specification of SystemC 2.0. http:\/\/www.systemc.org\/"}],"event":{"name":"CASES04: 2004 International Conference on Compilers, Architectures and Synthesis for Embedded Systems","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Washington DC USA","acronym":"CASES04"},"container-title":["Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023863","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1023833.1023863","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:23:53Z","timestamp":1750267433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1023833.1023863"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9,22]]},"references-count":13,"alternative-id":["10.1145\/1023833.1023863","10.1145\/1023833"],"URL":"https:\/\/doi.org\/10.1145\/1023833.1023863","relation":{},"subject":[],"published":{"date-parts":[[2004,9,22]]},"assertion":[{"value":"2004-09-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}